

# psi\_tb Documentation



# Content

## **Table of Contents**

1	Introd	duction	4
•	1.1	Working Copy Structure	
	1.2	VHDL Libraries	
	1.3	Running Simulations	5
	1.4	Contribute to PSI VHDL Libraries	6
	1.5	Handshaking Signals	7
2	Pack	ages	8
	2.1	psi_tb_activity_pkg	8
	2.2	psi_tb_compare_pkg	9
	2.3	psi_tb_textfile_pkg	10
	2.4	psi_tb_txt_util	12
	2.5	psi_tb_axi_pkg	13
	2.6	psi_tb_axi_conv_pkg	14
	2.7	psi_tb_i2c_pkg	15



# PAUL SCHERRER INSTITUT \_\_\_\_\_

# **Figures**

Figure 1: Working copy structure	4
Figure 2: Handshaking signals	7

## 1 Introduction

The purpose of this library is to provide HDL packages with procedures and functions that help writing test benches. This document serves as description or as a list of the different functionality that can be found in psi\_tb.

## 1.1 Working Copy Structure

If you just want to use some components out of the *psi\_common* library, no special structure is required and the repository can be used standalone.

If you want to also run simulations and/or modify the library, additional repositories are required (available from the same source as *psi\_common*) and they must be checked out into the folder structure shown in the figure below since the repositories reference each-other relatively.




Figure 1: Working copy structure

It is not necessary but recommended to use the name *psi\_lib* as name for the *<Root>* folder.

## 1.2 VHDL Libraries

The PSI VHDL libraries (including psi common) require all files to be compiled into the same VHDL library.

There are two common ways of using VHDL libraries when using PSI VHDL libraries:

- a) All files of the project (including project specific sources and PSI VHDL library sources) are compiled into the same library that may have any name.
   In this case PSI library entities and packages are referenced by work.psi\_common\_pl\_stage or work.psi\_common\_array\_pkg.all).
- b) All code from PSI VHDL libraries is compiled into a separate VHDL library. It is recommended to use the name psi\_lib.
   In this case PSI library entities and packages are referenced by psi\_lib.psi\_lib.psi\_common\_pl\_stage or psi\_lib.psi\_common\_array\_pkg.all).

## 1.3 Running Simulations

## 1.3.1 Regression Test

#### 1.3.1.1 Modelsim

To run the regression test, follow the steps below:

- Open Modelsim
- The TCL console, navigate to <Root>/VHDL/psi\_common/sim
- Execute the command "source ./run.tcl"

All test benches are executed automatically and at the end of the regression test, the result is reported.

#### 1.3.1.2 GHDL

In order to run the regression tests using GHDL, GHDL must be installed and added to the path variable. Additionally a TCL interpreter must be installed.

To run the regression tests using GHDL, follow the steps below:

- Open the TCL interpreter (usually by running tclsh)
- The TCL console, navigate to <Root>/VHDL/psi\_common/sim
- Execute the command "source ./runGhdl.tcl"

All test benches are executed automatically and at the end of the regression test, the result is reported

## 1.3.2 Working Interactively

During work on library components, it is important to be able to control simulations interactively. To do so, it is suggested to follow the following flow:

- Open Modelsim
- The TCL console, navigate to <Root>/VHDL/psi common/sim
- Execute the command "source ./interactive.tcl"
  - This will compile all files and initialize the PSI TCL framework
  - From this point on, all the commands from the PSI TCL framework are available, see documentation of PsiSim
- Most useful commands to recompile and simulate entities selectively are
  - compile\_files –contains <string>
  - run\_tb -contains <string>

The steps vor GHDL are the same, just in the TCL interpreter shall instead of the Modelsim TCL console.

#### 1.4 Contribute to PSI VHDL Libraries

To contribute to the PSI VHDL libraries, a few rules must be followed:

- Good Code Quality
  - There are not hard guidelines. However, your code shall be readable, understandable, correct and save. In other words: Only good code quality will be accepted.
- Configurability
  - o If there are parameters that other users may have to modify at compile-time, provide generics. Only code that is written in a generic way and can easily be reused will be accepted.
- Self checking Test-benches
  - o It is mandatory to provide a self-checking test-bench with your code.
  - o The test-bench shall cover all features of your code
  - The test-bench shall automatically stop after it is completed (all processes halted, clockgeneration stopped). See existing test-benches provided with the library for examples.
  - o The test-bench shall only do reports of severity *error*, *failure* or even *fatal* if there is a real problem.
  - If an error occurs, the message reported shall start with "###ERROR###:". This is required since the regression test script searches for this string in reports.

#### Documentation

- Extend this document with proper documentation of your code.
- Highlight all documentation changes in feature branches in yellow so they can be found easily when merging back to master.
- New test-benches must be added to the regression test-script
  - Change /sim/config.tcl accordingly
  - Test if the regression test really runs the new test-bench and exits without errors before doing any merge requests.

## 1.5 Handshaking Signals

#### 1.5.1 General Information

The PSI library uses the AXI4-Stream handshaking protocol (herein after called AXI-S). Not all entities may implement all optional features of the AXI-S standard (e.g. backpressure may be omitted) but the features available are implemented according to AXI-S standard and follow these rules.

The full AXI-S specification can be downloaded from the ARM homepage: <a href="https://developer.arm.com/docs/ihi0051/a">https://developer.arm.com/docs/ihi0051/a</a>

The most important points of the specification are outlined below.

## 1.5.2 Excerpt of the AXI-S Standard

A data transfer takes place during a clock cycle where TVALID and TREADY (if available) are high. The order in which they are asserted does not play any role.

- A master is not permitted to wait until TREADY is asserted before asserting TVALID.
- Once TVALID is asserted it must remain asserted until the handshake occurs.
- A slave is permitted to wait for TVALID to be asserted before asserting the corresponding TREADY.
- If a slave asserts TREADY, it is permitted to de-assert TREADY before TVALID is asserted.

An example an AXI handshaking waveform is given below. All the points where data is actually transferred are marked with dashed lines.




Figure 2: Handshaking signals

## **1.5.3 Naming**

The naming conventions of the AXI-S standard are not followed strictly. The most common synonyms that can be found within the PSI VHDL libraries are described below:

TDATA InData, OutData, Data, Sig, Signal, <application specific names>

TVALID VId, InVId, OutVId, Valid, str, str\_i

TREADY Rdy, InRdy, OutRdy

Note that instead of one TDATA signal (as specified by AXI-S) the PSI VHDL Library sometimes has multiple data signals that are all related to the same set of handshaking signals. This helps with readability since different data can is represented by different signals instead of just one large vector.



# 2 Packages

## 2.1 psi\_tb\_activity\_pkg

## 2.1.1 Description

The activity package allows generating simple signals and checking activities or value in test benches. It is able for instance generating pulse and valid/strobe signals to feed in a design under test by specifying frequency. Other procedures allows for example verifying if a value expected is arrived within a specific period of time. The \$2.1.3 gives the full list of procedure present in this package.

## 2.1.2 Dependencies

- psi\_tb\_txt\_util
- psi\_tb\_compare\_pkg

#### 2.1.3 List

Procedure	Description
CheckNoActivity	Wait for a given time and check if signal is idle, expected input type is std_logic
CheckNoActiviyStlv	Wait for a given time and check if signal is idle, expected input type is std_logic_vector
CheckLastActivity	Check when a signal had its last activity (without waiting) expected input type is std_logic
CheckLastActivityStlv	Check when a signal had its last activity (without waiting), expected input type is std_logic_vector
PulseSig	pulse a signal
ClockedWaitFor	Clocked wait for a signal
WaitClockCycles	Wait for a number of clock cycles
ClockedWaitTime	Wait for a time and quit on rising edge
GenerateStrobe	Generate a valid/strobe signal, expected parameters clock frequency and valid/strobe frequency in Hz (type is real)
WaitForValueStdlv	check if value is arrived within a defined period of time, expected input type is std_logic_vector
WaitForValueStdl	check if value is arrived within a defined period of time, expected input type is std_logic

## 2.2 psi\_tb\_compare\_pkg

## 2.2.1 Description

This package allows doing comparison between two values, an expected value and an output signal with different types. Over more it is possible to specify a tolerance of uncertainty and if a mismatch occurs an error message will be thrown as well as an assertion will be raised.

## 2.2.2 Dependencies

psi\_tb\_txt\_util

#### 2.2.3 List

Procedure	Description
StdlvCompareInt	std_logic_vector compare to integer
StdlvCompareStdlv	std_logic_vector compare to std_logic_vector
StdlCompare	std_logic compare std_logic
IntCompare	integer compare to integer
RealCompare	real compare to real
SignCompare	signed compare to signed
UsignCompare	unsigned compare to unsigned
SignCompareInt	signed compare to integer
UsignCompareInt	unsigned compare to integer
Function	
IndexString	returns an index string in the form "[3]"

## 2.3 psi\_tb\_textfile\_pkg

#### 2.3.1 Description

The package contains three procedures that helps manipulating text files. Reading and applying data from text file to a design under test (DUT), comparing text file content and signals and writing to a text file DUT's output.

## 2.3.2 Dependencies

psi\_tb\_txt\_util

#### 2.3.3 List

Procedure	Description
ApplyTextfileContent	Read a text file and apply it to signals column by column, type of data output is integer
CheckTextfileContent	Read a text file and compare it column by column to signals, type of data is integer
WriteTextfile	Write a text file with header line 1 name of data & second line data, type of data to write is integer

#### 2.3.4 Example

#### 2.3.4.1 ApplyTexfileContent

The example shows the procedure to read data from a file which contains two columns, as one can observe the number of clock per sample is set to one (full speed data output) and data are converted from integer to standard logic vector above. The maximum of lines -1 defines it as infinite.

#### 2.3.4.2 CheckTexfileContent

The example shows the procedure to check data from a DUT and a file which contains two columns, as one can observe the data enter the procedure with strobe/valid signal which gives the procedure to jump to next line, the ignore lines parameter this to start comparing at line 2 if a header is present. If values don't match asserts will be raised.

## 2.4 psi\_tb\_txt\_util

Text util package is an adaptation of a package txt\_util\_pkg.vhd that can be found in internet (opencores.org), it offers functions to help manipulating VHDL type that become more convenient to edit with.

## 2.4.1 Dependencies

std\_textio

#### 2.4.2 List

Procedure	Description
print(string)	Print a message to the prompt
print(boolean, string)	Print the message when active
str_read(TEXT, out string)	Read variable length string from input file
str_write(TEXT, in string)	Write variable length string to file
print(TEXT, in string)	Print variable length string to a file and start a new line
print(TEXT, in character)	Print variable length character to a file and start a new line
Function	
chr(std_logic)	Converts std logic into a character
chr(integer)	Converts integer into a character
str(std_logic)	Converts std logic into a string
str(boolean)	Converts boolean into a string
str(std_logic_vector)	Converts std logic vector into a string
str(integer)	Converts integer into a string
str(integer,base:integer)	Converts integer using specified base into a string
hstrt(std_logic_vector)	Converts std logic vector in hex format into a string
hstrt(unsigned)	Converts unsigned in hex format into a string
to_string(integer)	Converts integer to string, VHDL2008 built-in equivalent
to_string(real)	Converts integer to real, VHDL2008 built-in equivalent
to_string(unsigned)	Converts integer to unsigned, VHDL2008 built-in equivalent
to_string(signed)	Converts integer to signed, VHDL2008 built-in equivalent
to_string(std_logc_vector)	Converts integer to std logic vector, VHDL2008 built-in equivalent
to_upper(character)	Converts a character to upper case into a string
to_lower(character)	Converts a character to lower case into a string
to_upper(string)	Converts a string to upper case into a string
to_lower(string)	Converts a string to lower case into a string
to_std_logic(character)	Converts a character to std logic (U,X,0,1,Z,W,L,H,-,X)
to_std_logic_vector(string)	Converts a string to a std logic vector

## 2.5 psi\_tb\_axi\_pkg

TB AXI package allows simulating bus transactions for AXI (Bus Functional Model). It also contains type record used to map the AXI bus. (MS => Master Slave; SM => Slave master)

## 2.5.1 Dependencies

- psi\_common\_math\_pkg
- psi\_tb\_compare\_pkg
- psi\_tb\_txt\_util

#### 2.5.2 List

Procedure	Description
axi_master_init	Initialization master
axi_slave_init	Initialization slave
axi_single_write	AXI transaction to perform a single write value at specific address
axi_single_read	AXI transaction to perform a single read at specific address
axi_single_expect	Compare read value with an expected value and produces an error if different
axi_apply_aw	Partial transactions apply write address
axi_apply_ar	Partial transactions apply read address
axi_apply_wd_single	Partial transactions apply write data single
axi_apply_wd_burst	Partial transactions apply write data burst
axi_expect_aw	Compare write address partial transaction with an expected one and produces an error if different
axi_expect_ar	Compare read address partial transaction with an expected one and produces an error if different
axi_expect_wd_single	Compare single write data partial transaction with an expected one and produces an error if different
axi_expect_wd_burst	Compare burst write data partial transaction with an expected one and produces an error if different
axi_apply_bresp	Apply BRESP status for write transactions (00,01,10,11) <=> (OKAY,EXOKAY,SLVERR,DECERR)
axi_expect_bresp	Compare BRESP status with an expected one and produces error if different
axi_apply_rresp_single	Apply RRESP status for single read responses (00,01,10,11) <=> (OKAY,EXOKAY,SLVERR,DECERR)
axi_apply_rresp_burst	Apply RRESP status for burst read responses
axi_expect_rresp_single	Compare RRESP status with an expected one for a single read response and produces error if different
axi_expect_rresp_burst	Compare RRESP status with an expected for a burst read response one and produces error if different

## 2.6 psi\_tb\_axi\_conv\_pkg

This package implements conversions between synthesis-friendly AXI package from *psi\_common* and test bench friendly AXI package from *psi\_tb*. It is done in a separate package to avoid using TB AXI package from having to also include synthesis package

## 2.6.1 Dependencies

- psi\_tb\_axi\_pkg
- psi\_common\_axi\_pkg

#### 2.6.2 List

Procedure	Description
axi_conv_tb_synth_master	Conversion between TB AXI package and synthesis AXI pkg for master side

## 2.7 psi\_tb\_i2c\_pkg

TB AXI package allows simulating bus transactions for I2C (Bus Functional Model). It also contains type record used to map the I2C bus.

## 2.7.1 Depedencies

- Psi\_tb\_compare\_pkg
- Psi\_tb\_activity\_pkg
- Psi\_tb\_txt\_util
- Psi\_common\_logic\_pkg
- Psi\_common\_math\_pkg

#### 2.7.2 List

Procedure	Description
I2cPullup	Initialization to set scl/sda => 'H'
I2cBusFree	Initialization to set scl/sda => 'Z'
I2cSetFrequency	Initialization to I2C clock frequency used in different functions
I2cMasterSendStart	Initiates a start from Master, check scl/sda level and assign scl/sda to 0 properly aligned compared to clock
I2cMasterSendRepeatedStart	Initiates a repeated start from Master. (verify the level of scl and if stuck to 0 reapply Z prior to reset to 0)
I2cMasterSendStop	Initiates a stop from Master (wait for scl equal to 0 to set sda to 0 and set scl to high impedance, check if bus is held to '1')
I2cMasterSendAddr	Initiates master to slave address write
I2cMasterSendByte	Initiates master to slave byte write
I2cMasterExpectByte	Check expected byte if different an error is produced
I2cSlaveWaitStart	Initiates I2C slave wait for start (check scl/sda level)
I2cSlaveWaitRepeatedStart	Initiates I2C slave repeated start
I2cSlaveWaitStop	Initiates I2C slave wait for stop
I2cSlaveExpectAddr	Check I2C slave expected address received, an error is produced if different
I2cSlaveExpectByte	Check I2C slave expected byte value received, an error is produced if different
I2cSlaveSendByte	Initiates I2C send byte after having received address
Function	Description
I2cGetAddr	Returns value for specific read or write transaction address