**psi\_tb**

Documentation

**Content**

**Table of Contents**

[1 Introduction 4](#_Toc24115228)

[1.1 Working Copy Structure 4](#_Toc24115229)

[1.2 VHDL Libraries 4](#_Toc24115230)

[1.3 Running Simulations 5](#_Toc24115231)

[1.4 Contribute to PSI VHDL Libraries 6](#_Toc24115232)

[1.5 Handshaking Signals 7](#_Toc24115233)

[2 Packages 8](#_Toc24115234)

[2.1 psi\_tb\_activity\_pkg 8](#_Toc24115235)

[2.2 psi\_tb\_compare\_pkg 9](#_Toc24115236)

[2.3 psi\_tb\_textfile\_pkg 10](#_Toc24115237)

[2.4 psi\_tb\_txt\_util 10](#_Toc24115238)

[2.5 psi\_tb\_axi\_pkg 10](#_Toc24115239)

[2.6 psi\_tb\_axi\_conv\_pkg 10](#_Toc24115240)

[2.7 psi\_tb\_i2c\_pkg 10](#_Toc24115241)

**Figures**

[Figure 1: Working copy structure 4](#_Toc24101908)

[Figure 2: Handshaking signals 7](#_Toc24101909)

# Introduction

The purpose of this library is to provide HDL packages with procedures and functions that help writing test benches. This document serves as description or as a list of the different functionality that can be found in psi\_tb.

## Working Copy Structure

If you just want to use some components out of the *psi\_common* library, no special structure is required and the repository can be used standalone.

If you want to also run simulations and/or modify the library, additional repositories are required (available from the same source as *psi\_common*) and they must be checked out into the folder structure shown in the figure below since the repositories reference each-other relatively.



Figure 1: Working copy structure

It is not necessary but recommended to use the name *psi\_lib* as name for the *<Root>* folder.

## VHDL Libraries

The PSI VHDL libraries (including *psi\_common*) require all files to be compiled into the same VHDL library.

There are two common ways of using VHDL libraries when using PSI VHDL libraries:

1. All files of the project (including project specific sources and PSI VHDL library sources) are compiled into the same library that may have any name.   
   In this case PSI library entities and packages are referenced by *work.psi\_<library>\_<xxx> (e.g. work.psi\_common\_pl\_stage* or *work.psi\_common\_array\_pkg.all*).
2. All code from PSI VHDL libraries is compiled into a separate VHDL library. It is recommended to use the name *psi\_lib*.  
   In this case PSI library entities and packages are referenced by *psi\_lib.psi\_<lib>\_<xxx> (e.g. psi\_lib.psi\_common\_pl\_stage* or *psi\_lib.psi\_common\_array\_pkg.all*).

## Running Simulations

### Regression Test

#### Modelsim

To run the regression test, follow the steps below:

* Open Modelsim
* The TCL console, navigate to *<Root>/VHDL/psi\_common/sim*
* Execute the command “*source ./run.tcl*”

All test benches are executed automatically and at the end of the regression test, the result is reported.

#### GHDL

In order to run the regression tests using GHDL, GHDL must be installed and added to the path variable. Additionally a TCL interpreter must be installed.

To run the regression tests using GHDL, follow the steps below:

* Open the TCL interpreter (usually by running *tclsh*)
* The TCL console, navigate to *<Root>/VHDL/psi\_common/sim*
* Execute the command “*source ./runGhdl.tcl*”

All test benches are executed automatically and at the end of the regression test, the result is reported

### Working Interactively

During work on library components, it is important to be able to control simulations interactively. To do so, it is suggested to follow the following flow:

* Open Modelsim
* The TCL console, navigate to *<Root>/VHDL/psi\_common/sim*
* Execute the command “*source ./interactive.tcl”*
  + This will compile all files and initialize the PSI TCL framework
  + From this point on, all the commands from the PSI TCL framework are available, see documentation of *PsiSim*
* Most useful commands to recompile and simulate entities selectively are
  + *compile\_files –contains <string>*
  + *run\_tb –contains <string>*

The steps vor GHDL are the same, just in the TCL interpreter shall instead of the Modelsim TCL console.

## Contribute to PSI VHDL Libraries

To contribute to the PSI VHDL libraries, a few rules must be followed:

* Good Code Quality
  + There are not hard guidelines. However, your code shall be readable, understandable, correct and save. In other words: Only good code quality will be accepted.
* Configurability
  + If there are parameters that other users may have to modify at compile-time, provide generics. Only code that is written in a generic way and can easily be reused will be accepted.
* Self checking Test-benches
  + It is mandatory to provide a self-checking test-bench with your code.
  + The test-bench shall cover all features of your code
  + The test-bench shall automatically stop after it is completed (all processes halted, clock-generation stopped). See existing test-benches provided with the library for examples.
  + The test-bench shall only do reports of severity *error*, *failure* or even *fatal* if there is a real problem.
  + If an error occurs, the message reported shall start with “###ERROR###:”. This is required since the regression test script searches for this string in reports.
* Documentation
  + Extend this document with proper documentation of your code.
  + Highlight all documentation changes in feature branches in yellow so they can be found easily when merging back to master.
* New test-benches must be added to the regression test-script
  + Change */sim/config.tcl* accordingly
  + Test if the regression test really runs the new test-bench and exits without errors before doing any merge requests.

## Handshaking Signals

### General Information

The PSI library uses the AXI4-Stream handshaking protocol (herein after called AXI-S). Not all entities may implement all optional features of the AXI-S standard (e.g. backpressure may be omitted) but the features available are implemented according to AXI-S standard and follow these rules.

The full AXI-S specification can be downloaded from the ARM homepage:  
<https://developer.arm.com/docs/ihi0051/a>

The most important points of the specification are outlined below.

### Excerpt of the AXI-S Standard

A data transfer takes place during a clock cycle where TVALID and TREADY (if available) are high. The order in which they are asserted does not play any role.

* A master is not permitted to wait until TREADY is asserted before asserting TVALID.
* Once TVALID is asserted it must remain asserted until the handshake occurs.
* A slave is permitted to wait for TVALID to be asserted before asserting the corresponding TREADY.
* If a slave asserts TREADY, it is permitted to de-assert TREADY before TVALID is asserted.

An example an AXI handshaking waveform is given below. All the points where data is actually transferred are marked with dashed lines.



Figure 2: Handshaking signals

### Naming

The naming conventions of the AXI-S standard are not followed strictly. The most common synonyms that can be found within the PSI VHDL libraries are described below:

TDATA InData, OutData, Data, Sig, Signal, <application specific names>

TVALID Vld, InVld, OutVld, Valid, str, str\_i

TREADY Rdy, InRdy, OutRdy

Note that instead of one TDATA signal (as specified by AXI-S) the PSI VHDL Library sometimes has multiple data signals that are all related to the same set of handshaking signals. This helps with readability since different data can is represented by different signals instead of just one large vector.

# Packages

## psi\_tb\_activity\_pkg

### Description

The activity package allows generating simple signals and checking activities or value in test benches. It is able for instance generating pulse and valid/strobe signals to feed in a design under test by specifying frequency. Other procedures allows for example verifying if a value expected is arrived within a specific period of time. The $2.1.3 gives the full list of procedure present in this package.

### Dependencies

* psi\_tb.txt\_util
* psi\_tb\_compare\_pkg

### List

|  |  |
| --- | --- |
| Procedure | Description |
| CheckNoActivity | Wait for a given time and check if signal is idle, expected input type is std\_logic |
| CheckNoActiviyStlv | Wait for a given time and check if signal is idle, expected input type is std\_logic\_vector |
| CheckLastActivity | Check when a signal had its last activity (without waiting) expected input type is std\_logic |
| CheckLastActivityStlv | Check when a signal had its last activity (without waiting), expected input type is std\_logic\_vector |
| PulseSig | pulse a signal |
| ClockedWaitFor | Clocked wait for a signal |
| WaitClockCycles | Wait for a number of clock cycles |
| ClockedWaitTime | Wait for a time and quit on rising edge |
| GenerateStrobe | Generate a valid/strobe signal, expected parameters clock frequency and valid/strobe frequency in Hz (type is real) |
| WaitForValueStdlv | check if value is arrived within a defined period of time, expected input type is std\_logic\_vector |
| WaitForValueStdl | check if value is arrived within a defined period of time, expected input type is std\_logic |

## psi\_tb\_compare\_pkg

### Description

This package allows doing comparison between two values, an expected value and an output signal with different types. Over more it is possible to specify a tolerance of uncertainty and if a mismatch occurs an error message will be thrown as well as an assertion will be raised.

### Dependencies

* psi\_tb.txt\_util

### List

|  |  |
| --- | --- |
| Procedure | Description |
| StdlvCompareInt | std\_logic\_vector compare to integer |
| StdlvCompareStdlv | std\_logic\_vector compare to std\_logic\_vector |
| StdlCompare | std\_logic compare std\_logic |
| IntCompare | integer compare to integer |
| RealCompare | real compare to real |
| SignCompare | signed compare to signed |
| UsignCompare | unsigned compare to unsigned |
| SignCompareInt | signed compare to integer |
| UsignCompareInt | unsigned compare to integer |
| **Function** |  |
| IndexString | returns an index string in the form "[3]" |

## psi\_tb\_textfile\_pkg

### Description

The package contains three procedures that helps manipulating text file. Reading and applying data from text file to a design under test (DUT), comparing text file content and signals and writing to a text file DUT’s output.

### Dependencies

* psi\_tb.txt\_util

### List

|  |  |
| --- | --- |
| Procedure | Description |
| ApplyTextfileContent | Read a text file and apply it to signals column by column, type of data output is integer |
| CheckTextfileContent | Read a text file and compare it column by column to signals, type of data is integer |
| WriteTextfile | Write a text file with header line 1 name of data & second line data, type of data to write is integer |

### Example

stim\_data\_inp\_sti <= std\_logic\_vector(to\_signed(stim\_data\_inp\_sti\_int,stim\_data\_inp\_sti'*length*));

stim\_data\_qua\_sti <= std\_logic\_vector(to\_signed(stim\_data\_qua\_sti\_int,stim\_data\_inp\_sti'*length*));

proc\_stim : **process**

**begin**

**wait** **until** rst\_sti = ***'0'***;

--**TAG** Apply Stimuli

ApplyTextfileContent( Clk => clk\_sti,

Rdy => PsiTextfile\_SigOne,

Vld => str\_sti,

Data(0) => stim\_data\_inp\_sti\_int,

Data(1) => stim\_data\_qua\_sti\_int,

***Filepath*** => ***FileStimFolder\_g*** & "/input.txt",

***ClkPerSpl*** => 1,

***MaxLines*** => -1,

***IgnoreLines*** => 1);

--

process\_done\_s(0) <= ***'1'***;

**wait**

**end** **process**;

The example shows the procedure to read data from a file which contains two columns, as one can observe the number of clock per sample is set to one (full speed data output) and data are converted from integer to standard logic vector above. The maximum of lines -1 defines it as infinite.

## psi\_tb\_txt\_util

## psi\_tb\_axi\_pkg

## psi\_tb\_axi\_conv\_pkg

## psi\_tb\_i2c\_pkg