EVR Tutorials

Contents

1	Introduction	2
2	Quick start	2
3	Generate a pulse upon receiving an event 3.1 Instructions	5 6 7
4	Trigger an EPICS event upon receiving an event from the timing system 4.1 Instructions	
5		8 9 10
6	Generate the event clock 6.1 Instructions	
7	Output a Distributed Bus bit7.1 Instructions	
8	Data buffer	14
9	GUI	14

1 Introduction

A timing system consists of an event generator (EVG), a series of event receivers (EVR), software controlling them and a timing network. EVG generates a series of events, which are delivered to EVRs through a timing network. An EVR is then configured to respond to specific events in various ways, including processing EPICS records and generating pulses, synchronized clock or custom signals on its outputs. This document contains step-by-step instructions to configuring some of the basic functionalities of the event receiver. A detailed EVR manual is available in [7].

2 Quick start

To set up a timing system we need a VME crate, a Single Board Computer (SBC) and an EVR. A VME crate has a number of slots where SBC, EVR and other components can be inserted. Slot numbering should be checked with the VME crate documentation. The tutorials in this document are written for the following setup:

- a VME64x IFC 1210 Single Board Computer inserted into VME crate slot 1 (how to set up IFC 1210 [4]),
- EVR-VME-230RF event receiver inserted in slot 3,
- the EVR connected to the timing network through an optical cable.

To set up an IOC application for EVR we need to set up a startup script and a substitution file. Suitable ones are available in the mrfioc2 git repository [6], under the PSI/example folder.

The following steps demonstrate how to prepare a SWIT compatible IOC application that utilizes EVR:

1. Create a project folder, eg. MTEST-VME-TIMINGTEST and a sub-folder named cfg in your project folder: MTEST-VME-TIMINGTEST/cfg/

```
mkdir MTEST-VME-TIMINGTEST
cd MTEST-VME-TIMINGTEST
mkdir cfg
```

2. Create a substitution file for your project (can be empty), named MTEST-VME-TIMINGTEST_main.subs using the following command:

touch MTEST-VME-TIMINGTEST_main.subs

This substitution file can be used to load custom templates, but it must be present in order for SWIT [2] to work properly.

3. Create a substitution file named EVRO.subs in your project's cfg subfolder:

```
cd cfg
touch EVRO.subs
cd ..
```

4. Copy the content of the substitution file at https://github.psi.ch/projects/ED/repos/mrfioc2/browse/PSI/example/evr_VME-230.subs?at=2.7.5 to newly created cfg/EVRO.subs. This substitution file can always be used as a starting point for new applications. Substitution files for other form factors are available at the same location (mrfioc2 repository in folder PSI/example).

The macro definitions in the substitution file are used to configure the EVR. All the available macros are already present in the substitution file and set to their default values, so the user can simply change the desired values. Detailed description of the substitution file is available in the EVR manual [7].

5. Create a startup script named MTEST-VME-TIMINGTEST_startup.script in your project folder:

```
touch MTEST-VME-TIMINGTEST_startup.script
```

6. Copy the content of the startup script at https://github.psi.ch/projects/ED/repos/mrfioc2/browse/PSI/example/evr_VME_startup.script?at=2.7.5 to newly created MTEST-VME-TIMINGTEST_startup.script. Startup scripts for other form factors are available at the same location (mr-fioc2 repository in folder PSI/example).

The startup script should look similar to:

require mrfioc2

```
## or passed as a macro to the 'runScript' command:
```

```
# The following macros are available to set up the mrfioc2:
```

```
# SYS "MTEST-VME-TIMINGTEST"
```

DEVICE "EVRO"

EVR_SLOT 3

EVR_MEMOFFSET 0x3000000

EVR_IRQLINE 0x5

EVR_IRQVECT 0x26

EVR_SUBS cfg/evr_VME-300.subs

```
runScript $(mrfioc2_DIR)/mrfioc2_evr-VME.cmd,
   "SYS=MTEST-VME-TIMINGTEST, DEVICE=EVRO, EVR_SLOT=3,
   EVR_MEMOFFSET=0x3000000, EVR_IRQLINE=0x5"
```

Startup script overview:

- require mrfioc2 loads the mrfioc2 module. More information about require command is available at driver.makefile wiki page [3].
- A few comments that serve as a quick documentation, describing available variables which user can set.
- runScript command is issued. It initializes the mrfioc2 device support and loads appropriate substitution files. It accepts a number of configurable variables. More information about runScript command is available at driver.makefile wiki page [3].

The configurable variables in the startup script are:

- SYS is the system name. This variable is mandatory.
- DEVICE is the event receiver / timing card name. If the variable is not defined in the startup script, it defaults to EVRO.
- EVR_SLOT is the VME crate slot where EVR is inserted. If the variable is not defined in the startup script, it defaults to 3.
- The base A32 address (EVR_MEMOFFSET), interrupt level (EVR_IRQLINE) and interrupt vector (EVR_IRQVECT) variables configure the interaction between the SBC and the EVR. The details are out of scope of this document. If a variable is not defined in the startup script, it gets set to its default value. Default values are:
 - $EVR_MEMOFFSET = 0x3000000$
 - $EVR_IRQLINE = 0x5$

- $EVR_IRQVECT = 0x26$
- EVR_SUBS is the substitution file that we are using for our application. If not specified, a substitution file in cfg/\$(EVR).subs (where \$(EVR) is the event receiver name) will be loaded.

Using the above startup script, the system name is set to MTEST-VME-TIMINGTEST, and the event receiver named EVR0 is placed in the physical slot 3 of the VME crate. It uses default A32 address and interrupt configuration. Substitution file cfg/EVR0.subs will be loaded.

3 Generate a pulse upon receiving an event

EVR has a number of pulsers available and each of them can generate a pulse upon receiving an event. The pulse can then be outputted through desired EVR outputs.

This tutorial demonstrates how to configure an EVR to generate a 80 ns wide pulse, 40 ns after each reception of event 4, as seen in Figure 1.




Figure 1: An example of a pulse generated after the reception of the event 4.

The pulse in this tutorial is generated using pulser 3 and outputted through the front panel TTL output 0 (FrontOut0), as seen in Figure 2.




Figure 2: Use pulser 3 to generate a pulse upon reception of the event 4. The pulse is outputted through front panel TTL output 0.

- 1. If starting a new IOC application, consult the quick start in Section 2.
- 2. Set the macro values in the substitution file (MTEST-VME-TIMINGTEST/cfg/EVRO.subs) according to this snippet (explained in 3.2):

The above macro substitution of the evr-vme-230.db sets the values of the following records:

- MTEST-VME-TIMINGTEST-EVRO:Pul3-Delay-SP
- MTEST-VME-TIMINGTEST-EVRO:Pul3-Width-SP
- MTEST-VME-TIMINGTEST-EVRO:FrontOutO-Src-SP

The above macro substitution of the evr-pulserMap.template creates a record named MTEST-VME-TIMINGTEST-EVRO:Pul\$(PID)-Evt-\$(F)\$(ID)-SP.

- 3. Optionally, you can remove all the macros whose values you did not change.
- 4. Install the prepared IOC by running command swit -V from your project folder MTEST-VME-TIMINGTEST.

First we set up the pulse generator 3 (Pul3):

- Pul3-Delay-SP=40: Set the delay between the reception of the event and the start of the pulse (pulse rising edge) for pulser 3 to 40 ns.
- Pul3-Width-SP=80: Set the pulse width (time between the pulse rising and falling edge) for pulser 3 to 80 ns.

Then the value of the output source macro FrontOutO-Src-SP is set to 3, which configures the front panel output 0 (FrontOutO) to use pulser 3 as its source. Macro values 0-15 correspond to pulsers 0-15. A complete list of available values can be found in the EVR manual [7].

Finally, the Pulser 3 is set to trigger on reception of the event 4:

- PID: Select Pulser 3
- F: Select the *Trigger* function of the pulser
- EVT: Map Pulser 3 Trig function to event 4
- ID: Unique ID for each PID-F combination.

In order to use different pulser simply change the pulser number, eg. using Pul5-Delay-SP instead of Pul3-Delay-SP sets the delay of pulser 5 instead of pulser 3. Similar is for outputs, eg. using FrontOut1-Src-SP instead of FrontOut0-Src-SP sets the output source signal of front panel output 1 instead of front panel output 0. In order to set a different event mapped to Pulser 3 Trig function, simply set a new value of the record MTEST-VME-TIMINGTEST-EVRO:Pul3-Evt-Trig0-SP. To disable the mapping, set the record value to 0.

4 Trigger an EPICS event upon receiving an event from the timing system

Using the macros in the substitution file it is possible to configure triggering of the EPICS events. Each event from the timing system can be configured to trigger an EPICS event.

This tutorial demonstrates how to trigger an EPICS event number 1 upon reception of event 1 from the timing system.

- 1. If starting a new IOC application, consult the quick start in Section 2.
- 2. Set the macro values in the substitution file (MTEST-VME-TIMINGTEST/cfg/EVRO.subs) according to this snippet (explained in 4.2):

- 3. Optionally, you can remove all the macros whose values you did not change.
- 4. Install the prepared IOC by running command swit -V from your project folder MTEST-VME-TIMINGTEST.

4.2 Substitution snippet explanation:

An EPICS event 1 (CODE=1) is triggered upon reception of the event a (EVT=1) from the timing system. It is suggested that macros EVT and CODE are set to the same value for simplicity, all-though this is not mandatory.

5 Generate a clock signal

Event receivers have synchronized event clock across the timing system (the same phase and frequency). The event clock can be prescaled and mapped to the EVR output. The minimum prescale factor is 2, so a clock signal with the same phase and frequency as the event clock cannot be generated this way (Section 6 describes how to generate the event clock).

This tutorial demonstrates how to configure the prescaler 0 (PS0) to divide the event clock frequency by 2, and output it through the front panel output 1 (FrontOut1), as seen in Figure 3.



Figure 3: An example clock signal generation

- 1. If starting a new IOC application, consult the quick start in Section 2.
- 2. Set the macro values in the substitution file (MTEST-VME-TIMINGTEST/cfg/EVRO.subs) according to this snippet (explained in 5.2):

```
file "$(mrfioc2_TEMPLATES=db)/evr-vme-230.db"
{
     {
          ...
          PS0-Div-SP=2,
          ...
          FrontOut1-Src-SP=40,
          ...
}
```

The above macro substitution of the evr-vme-230.db sets the values of the following records:

- MTEST-VME-TIMINGTEST-EVRO:PSO-Div-SP
- MTEST-VME-TIMINGTEST-EVRO:FrontOut1-Src-SP
- 3. Optionally, you can remove all the macros whose values you did not change.
- 4. Install the prepared IOC by running command swit -V from your project folder MTEST-VME-TIMINGTEST.

- PSO-Div-SP=2: Set the Prescaler 0 to divide event clock frequency by 2.
- FrontOut1-Src-SP=40: Set the source of the Front Panel Output 1 to Prescaler 0. Values 40-42 correspond to prescalers 0-2. A complete list of values is available in the EVR manual [7].

In order to use different prescaler, simply change the prescaler number, eg. using PS2-Div-SP instead of PS0-Div-SP sets the divider of prescaler 2 instead of prescaler 0. Similar is for outputs, eg. using FrontOut0-Src-SP instead of FrontOut1-Src-SP sets the output source signal of front panel output 0 instead of front panel output 1.

6 Generate the event clock

Signals with frequency greater or equal to the frequency of the event clock can only be generated using the CML outputs. More about the operation of the CML outputs and their modes is available in the EVR manual [7]. Note, that not all event receiver form factors have CML outputs. The EVR-VME-230RF form factor has outputs FrontOut4 (CML0), FrontOut5 (CML1) and FrontOut6 (CML2) capable of CML output. This tutorial demonstrates how to configure CML0 output (corresponds to FrontOut4 output) to generate a clock signal, that has the same phase and frequency as the event clock. To achieve this, the FrontOut4 output source is set to logic low and the CML outputs are enabled. This causes the logic low pattern of the CML pulse mode to be continuously outputted. The configurable pattern, as seen in Figure 4, is 20 bits long and is sent out with a bit rate of 20 times the event clock rate. It is configured to replicate the event clock phase and frequency.




Figure 4: Generate the event clock

- 1. If starting a new IOC application, consult the quick start in Section 2.
- 2. Set the macro values in the substitution file (MTEST-VME-TIMINGTEST/cfg/EVRO.subs) according to this snippet (explained in 6.2):

The above macro substitution of the evr-vme-230.db sets the values of the following records:

- MTEST-VME-TIMINGTEST-EVRO:FrontOut4-Ena-SP
- MTEST-VME-TIMINGTEST-EVRO:FrontOut4-Src-SP
- MTEST-VME-TIMINGTEST-EVRO:CMLO-Ena-Sel

- MTEST-VME-TIMINGTEST-EVRO: CMLO-Pwr-Sel
- MTEST-VME-TIMINGTEST-EVRO: CMLO-Mode-Sel
- MTEST-VME-TIMINGTEST-EVRO:CMLO-Pat:Low00_15-SP
- MTEST-VME-TIMINGTEST-EVRO: CMLO-Pat:Low16_31-SP
- 3. Optionally, you can remove all the macros whose values you did not change.
- 4. Install the prepared IOC by running command swit -V from your project folder MTEST-VME-TIMINGTEST.

- FrontOut4-Ena-SP=1: Enable the front panel output 4.
- FrontOut4-Src-SP=63: Set the source of the front panel output 4 to logic low. A complete list of settable values is available in the EVR manual [7].
- CMLO-Ena-Sel=1: Enable the CMLO output, which corresponds to the front panel output 4.
- CMLO-Pwr-Sel=1: Power on the CMLO output.
- CMLO-Mode-Sel=0: Select the pulse mode. Because the output source signal of the front panel output 4 is set to logic low, this mode will continuously output logic low pattern.
- CMLO-Pat:Low00_15-SP=0xFFC0: Set logic low pattern bits 0-15. The Figure 4 shows that the bits 15-0 must be set as follows: 1111 1111 1100 0000, which translates to 0xFFC0. Each bit represents 1/20 of the event clock period.
- CMLO-Pat:Low16_31-SP=0: Set signal low pattern bits 16-31, as seen in Figure 4. Note, that only bits 31-28 (top 4 bits) can be used.

7 Output a Distributed Bus bit

A custom distributed bus (DBus) bit can be outputted through desired EVR outputs. This tutorial demonstrates how to set up the DBus bit 0 as a source of an EVR front panel output 1, as seen in Figure 5.




Figure 5: Send DBus bit 0 to the front panel output 1

- 1. If starting a new IOC application, consult the quick start in Section 2.
- 2. Set the macro values in the substitution file (MTEST-VME-TIMINGTEST/cfg/EVRO.subs) according to this snippet (explained in 7.2):

```
file "$(mrfioc2_TEMPLATES=db)/evr-vme-230.db"
{
    {
        ...
        FrontOut1-Src-SP=32,
        ...
    }
}
```

The above macro substitution of the evr-vme-230.db sets the values of the following record:

- MTEST-VME-TIMINGTEST-EVRO:FrontOut1-Src-SP
- 3. Optionally, you can remove all the macros whose values you did not change.
- 4. Install the prepared IOC by running command swit -V from your project folder MTEST-VME-TIMINGTEST.

• FrontOut1-Src-SP=32: Set the source of the front panel output 1 to DBus bit 0. Values 32-39 correspond to DBus bits 0-7. A complete list of values is available in the EVR manual [7].

In order to use different front panel output, simply change the front panel output number, eg. using FrontOutO-Src-SP instead of FrontOut1-Src-SP sets the output source signal of front panel output 0 instead of front panel output 1.

8 Data buffer

The timing system supports deterministic data transmission. Data buffer enables the event receivers to accept the transmitted data in a buffer. The data can be written and read from through EPICS records, which access the buffer in the EVR. In order to use this feature, mrfioc2_regDev module [5] must be loaded. For further details, inspect the readme file in the mrfioc2_regDev git repository [5].

9 GUI

There is a caQtDM [1] GUI for the Event Receiver available. It can be used to further configure the EVR or simply check the running configuration. The GUI is launched using the following command:

```
start_EVR.sh -s <system name> [options]
```

where the <system name> represents a mandatory system name, and [options] are as follows:

Example 1: Open the GUI for the EVR-VME-230RF event receiver named EVRO, using system name MTEST-VME-TIMINGTEST.

```
start_EVR.sh -s MTEST-VME-TIMINGTEST
```

Example 2: Open the GUI for the EVR-VME-230RF event receiver named EVR3, using system name MTEST-VME-TIMINGTEST.

start_EVR.sh -s MTEST-VME-TIMINGTEST -d EVR3

Example 2: Open the GUI for the EVR-PCIe-300 event receiver named EVRO, using system name MTEST-VME-TIMINGTEST.

start_EVR.sh -s MTEST-VME-TIMINGTEST -f PCIe

Example 3: Shows options and usage.

start_EVR.sh -h

References

- [1] caQtDM a medm replacement based on QT. http://epics.web.psi.ch/software/caqtdm/.
- [2] Renata Krempaska. SWIT. https://controls.web.psi.ch/cgi-bin/twiki/view/Main/SoftwareInstallationTool.
- [3] PSI. driver.makefile. https://controls.web.psi.ch/cgi-bin/twiki/view/Main/DriverMakefile.
- [4] PSI. How to set up IFC 1210. https://controls.web.psi.ch/cgi-bin/twiki/view/Main/HowToSetupIFC1210ioc.
- [5] PSI. mrfioc2_regDev repository. https://git.psi.ch/cosylab/mrfioc2_regdev/tree/0.0.2.
- [6] Jure Krašna Michael Davidsaver Jayesh Shah Eric Björklund Sašo Skube, Tom Slejko. mrfioc2 repository. https://git.psi.ch/epics_drivers/ mrfioc2/tree/2.7.5.
- [7] Sašo Skube. Evr manual. https://git.psi.ch/epics_drivers/mrfioc2/raw/2.7.5/documentation/evr_manual.pdf.