

Date: 03 October 2008

**Issue:** 1 **Page:** 1 of 36

**Author:** Jukka Pietarinen

#### **Event Receiver**

# cPCI-EVR-220, cPCI-EVR-230 and PMC-EVR-230 (and preliminary VME-EVR-230/VME-EVR-230RF)

### **Technical Reference**

### Firmware Version 0003

#### **Contents**

Introduction	4
Functional Description	4
Event Decoding	4
Heartbeat Monitor	5
Event FIFO and Timestamp Events	5
Event Log	6
Distributed Bus and Data Transmission	6
Pulse Generators	6
Prescalers	7
Programmable Front Panel Connections	7
Side by Side Module Connections	8
Configurable Size Data Buffer	8
Interrupt Generation	9
External Event Input	9
Programmable Reference Clock	9
Fractional Synthesiser	9
Connections	9
Front Panel Connections	9
Programming Details	10
Register Map	10
Application Programming Interface (API)	22
Function Reference	22
int EvrOpen(struct MrfErRegs **pEr, char *device_name);	22
int EvrClose(int fd);	22
int EvrEnable(volatile struct MrfErRegs *pEr, int state);	22
int EvrGetEnable(volatile struct MrfErRegs *pEr);	
void EvrDumpStatus(volatile struct MrfErRegs *pEr);	23
int EvrGetViolation(volatile struct MrfErRegs *pEr, int clear);	23
void EvrDumpMapRam(volatile struct MrfErRegs *pEr, int ram);	
int EvrMapRamEnable(volatile struct MrfErRegs *pEr, int ram, int enable);	
int EvrSetForwardEvent(volatile struct MrfErRegs *pEr, int ram, int code, int enable);	

**Document:** cPCI-EVR-2x0\_3.doc

Date: 03 October 2008

Issue: 1 **Page:** 2 of 36

Author: Jukka Pietarinen

int EvrEnableEventForwarding(volatile struct MrfErRegs *pEr, int state);	. 24
int EvrGetEventForwarding(volatile struct MrfErRegs *pEr);	. 24
int EvrSetLedEvent(volatile struct MrfErRegs *pEr, int ram, int code, int enable);	
int EvrSetFIFOEvent(volatile struct MrfErRegs *pEr, int ram, int code, int enable);	
int EvrSetLatchEvent(volatile struct MrfErRegs *pEr, int ram, int code, int enable);	
int EvrSetLogStopEvent(volatile struct MrfErRegs *pEr, int ram, int code, int enable);	
int EvrClearFIFO(volatile struct MrfErRegs *pEr);	
int EvrGetFIFOEvent(volatile struct MrfErRegs *pEr, struct FIFOEvent *fe);	
int EvrEnableLogStopEvent(volatile struct MrfErRegs *pEr, int enable);	
int EvrGetLogStopEvent(volatile struct MrfErRegs *pEr, int enable);	
int EvrEnableLog(volatile struct MrfErRegs *pEr, int enable);	
int EvrGetLogState(volatile struct MrfErRegs *pEr, int enable);	
int EvrGetLogStart(volatile struct MrfErRegs *pEr);	
int EvrGetLogEntries(volatile struct MrfErRegs *pEr);	
void EvrDumpFIFO(volatile struct MrfErRegs *pEr);	
int EvrClearLog(volatile struct MrfErRegs *pEr);	
void EvrDumpLog(volatile struct MrfErRegs *pEr);	27
int EvrSetPulseMap(volatile struct MrfErRegs *pEr, int ram, int code, int trig, int set, int	
clear);	
int EvrClearPulseMap(volatile struct MrfErRegs *pEr, int ram, int code, int trig, int set, in	
clear);	. 27
int EvrSetPulseParams(volatile struct MrfErRegs *pEr, int pulse, int presc, int delay, int	
width);	28
void EvrDumpPulses(volatile struct MrfErRegs *pEr, int pulses);	28
int EvrSetPulseProperties(volatile struct MrfErRegs *pEr, int pulse, int polarity, int	
map_reset_ena, int map_set_ena, int map_trigger_ena, int enable);	28
int EvrSetUnivOutMap(volatile struct MrfErRegs *pEr, int output, int map);	29
void EvrDumpUnivOutMap(volatile struct MrfErRegs *pEr, int outputs);	
int EvrSetFPOutMap(volatile struct MrfErRegs *pEr, int output, int map);	
void EvrDumpFPOutMap(volatile struct MrfErRegs *pEr, int outputs);	
int EvrSetTBOutMap(volatile struct MrfErRegs *pEr, int output, int map);	
void EvrDumpTBOutMap(volatile struct MrfErRegs *pEr, int outputs);	
void EvrIrqAssignHandler(volatile struct MrfErRegs *pEr, int fd, void (*handler)(int));	
int EvrIrqEnable(volatile struct MrfErRegs *pEr, int mask);	
int EvrGetIrqFlags(volatile struct MrfErRegs *pEr);	
int EvrClearIrqFlags(volatile struct MrfErRegs *pEr, int mask);	
int EvrSetPulseIrqMap(volatile struct MrfErRegs *pEr, int map);	
int EvrUnivDlyEnable(volatile struct MrfErRegs *pEr, int dlymod, int enable);	
int EvrUnivDlySetDelay(volatile struct MrfErRegs *pEr, int dlymod, int dly0, int dly1);	
int EvrSetFracDiv(volatile struct MrfErRegs *pEr, int fracdiv);	
int EvrGetFracDiv(volatile struct MrfErRegs *pEr);	. 32
int EvrSetDBufMode(volatile struct MrfErRegs *pEr, int enable);	
int EvrGetDBufStatus(volatile struct MrfErRegs *pEr);	
int EvrReceiveDBuf(volatile struct MrfErRegs *pEr, int enable);	
int EvrGetDBuf(volatile struct MrfErRegs *pEr, char *dbuf, int size);	
int EvrSetTimestampDivider(volatile struct MrfErRegs *pEr, int div);	
int EvrSetTimestampDBus(volatile struct MrfErRegs *pEr, int enable);	. 33



Date: 03 October 2008

Issue: 1 **Page:** 3 of 36

**Author:** Jukka Pietarinen

int EvrGetTimestampCounter(volatile struct MrfErRegs *pEr);	33
int EvrGetSecondsCounter(volatile struct MrfErRegs *pEr);	34
int EvrGetTimestampLatch(volatile struct MrfErRegs *pEr);	34
int EvrGetSecondsLatch(volatile struct MrfErRegs *pEr);	34
int EvrSetPrescaler(volatile struct MrfErRegs *pEr, int presc, int div);	34
int EvrSetExtEvent(volatile struct MrfErRegs *pEr, int ttlin, int code, int edge_enable	, int
level_enable);	34
int EvrSetBackEvent(volatile struct MrfErRegs *pEr, int ttlin, int code, int edge_enable	le, int
level_enable);	35
int EvrSetExtEdgeSensitivity(volatile struct MrfErRegs *pEr, int ttlin, int edge);	35
int EvrSetExtLevelSensitivity(volatile struct MrfErRegs *pEr, int ttlin, int level);	35
int EvrSetTxDBufMode(volatile struct MrfErRegs *pEr, int enable);	35
int EvrGetTxDBufStatus(volatile struct MrfErRegs *pEr);	36
int EvrSendTxDBuf(volatile struct MrfErRegs *pEr, char *dbuf, int size);	36
int EvrGetFormFactor(volatile struct MrfErRegs *pEr);	36

**Page:** 4 of 36

#### Introduction

Event Receivers decode timing events and signals from an optical event stream transmitted by an Event Generator. Events and signals are received at predefined rate the event clock that is usually divided down from an accelerators main RF reference. The event receivers lock to the phase event clock of the Event Generator and are thus phase locked to the RF reference. Event Receivers convert event codes transmitted by an Event Generator to hardware outputs. They can also generate software interrupts and store the event codes with globally distributed timestamps into FIFO memory to be read by a CPU.

### Functional Description

After recovering the event clock the Event Receiver demultiplexes the event stream to 8-bit distributed bus data and 8-bit event codes. The distributed bus may be configured to share its bandwidth with time deterministic data transmission.

#### **Event Decoding**

The Event Receiver provides two mapping RAMs of  $8 \times 128$  bits. Only one of the RAMs can be active at a time, however both RAMs may be modified at any time. The event code is applied to the address lines of the active mapping RAM. The 128-bit data programmed into a specific memory location pointed to by the event code determines what actions will be taken.

Event code	Offset	Internal functions	Pulse Triggers	'Set' Pulse	'Reset' Pulse
0x00	0x0000	4 bytes/32 bits	4 bytes/32 bits	4 bytes/32 bits	4 bytes/32 bits
0x01	0x0010	4 bytes/32 bits	4 bytes/32 bits	4 bytes/32 bits	4 bytes/32 bits
0x02	0x0020	4 bytes/32 bits	4 bytes/32 bits	4 bytes/32 bits	4 bytes/32 bits
0xFF	0x0FF0	4 bytes/32 bits	4 bytes/32 bits	4 bytes/32 bits	4 bytes/32 bits

There are 32 bits reserved for internal functions which are by default mapped to the event codes shown in table . The remaining 96 bits control internal pulse generators. For each pulse generator there is one bit to trigger the pulse generator, one bit to set the pulse generator output and one bit to clear the pulse generator output.

Map bit	Default event code	Function		
127	n/a	Save event in FIFO		
126	n/a	Latch timestamp		
125	n/a	Led event		
124	n/a	Forward event from RX to TX		
123	0x79	Stop event log		
122	n/a	Log event		
102 to 121	n/a	(Reserved)		
101	0x7a	Hearbeat		
100	0x7b	Reset Prescalers		
99	0x7d	Timestamp reset event		
98	0x7c	Timestamp clock event		
97	0x71	Seconds shift register '1'		
96	0x70	Seconds shift register '0'		



Välitalontie 83 C. FI-00660 Helsinki, Finland

**Document:** cPCI-EVR-2x0\_3.doc **Page:** 5 of 36

74 to 95	(Reserved)
73	Trigger pulse generator 9
64	Trigger pulse generator 0
42 to 63	(Reserved)
41	Set pulse generator 9 output high
32	Set pulse generator 0 output high
10 to 31	(Reserved)
9	Reset pulse generator 9 output low
0	Reset pulse generator 0 output low

#### **Heartbeat Monitor**

A heartbeat monitor is provided to receive heartbeat events. Event code \$7A is by default set up to reset the heartbeat counter. If no heartbeat event is received the counter times out (approx. 1.6 s) and a heartbeat flag is set. The Event Receiver may be programmed to generate a heartbeat interrupt.

#### **Event FIFO and Timestamp Events**

The Event System provides a global timebase to attach timestamps to collected data and performed actions. The time stamping system consists of a 32-bit timestamp event counter and a 32-bit seconds counter. The timestamp event counter either counts received timestamp counter clock events or runs freely with a clock derived from the event clock. The event counter is also able to run on a clock provided on a distributed bus bit.

The event counter clock source is determined by the prescaler control register. The timestamp event counter is cleared at the next event counter rising clock edge after receiving a timestamp event counter reset event. The seconds counter is updated serially by loading zeros and ones (see mapping register bits) into a shift register MSB first. The seconds register is updated from the shift register at the same time the timestamp event counter is reset.

The timestamp event counter and seconds counter contents may be latched into a timestamp latch. Latching is determined by the active event map RAM and may be enabled for any event code.

An event FIFO memory is implemented to store selected event codes with attached timing information. The 80-bit wide FIFO can hold up to 511 events. The recorded event is stored along with 32-bit seconds counter contents and 32-bit timestamp event counter contents at the time of reception. The event FIFO as well as the timestamp counter and latch are accessible by software.

**Page:** 6 of 36




Figure 1: Event FIFO and Timestamping

#### **Event Log**

Up to 512 events with timestamping information can be stored in the event log. The log is implemented as a ring buffer and is accessible as a memory region. Logging events can be stopped by an event or software.

#### **Distributed Bus and Data Transmission**

The distributed bus is able to carry eight simultaneous signals sampled with the event clock rate over the fibre optic transmission media. The distributed bus signals may be output on programmable front panel outputs.

The distributed bus bandwidth may be shared by transmission of a configurable size data buffer to up to 2 kbytes. When data transmission is enabled the distributed bus bandwidth is halved. The remaining bandwidth is reserved for transmitting data with a speed up to 50 Mbytes/s (event clock rate divide by two).

#### **Pulse Generators**

The structure of the pulse generation logic is shown in Figure 2. Three signals from the mapping RAM control the output of the pulse: trigger, 'set' pulse and 'reset' pulse. A *trigger* causes the delay counter to start counting, when the end-of-count is reached the output pulse changes to the 'set' state and the width counter starts counting. At the end of the width count the output pulse is cleared. The mapping RAM signal 'set' and 'reset' cause the output to change state immediately without any delay.

Välitalontie 83 C, FI-00660 Helsinki, Finland

**Document:** cPCI-EVR-2x0\_3.doc

**Page:** 7 of 36




Figure 2: Pulse Output Structure

32 bit registers are reserved for both counters and the prescaler, however, the prescaler is not necessarily implemented for all channels and may be hard coded to 1 in case the prescaler is omitted. Software may write 0xFFFFFFF to these registers and read out the actual width or hard-coded value of the register. For example if the width counter is limited to 16 bits a read will return 0x0000FFFF after a write of 0xFFFFFFFF.

#### **Prescalers**

The Event Receiver provides a number of programmable prescalers. The frequencies are programmable and are derived from the event clock. A special event code reset prescalers \$7B causes the prescalers to be synchronously reset, so the frequency outputs will be in same phase across all event receivers.

### **Programmable Front Panel Connections**

The front panel outputs are programmable: each pulse generator output, prescaler and distributed bus bit can be mapped to any output. The mapping is shown in table below.

Table 1: Signal mapping IDs

Mapping IDSignal0Pulse generator 0 output

mapping 1D	Signal		
0	Pulse generator 0 output		
•••			
9	Pulse generator 9 output		
10 to 31	(Reserved)		
32	Distributed bus bit 0 (DBUS0)		
39	Distributed bus bit 7 (DBUS7)		
40	Prescaler 0		
41	Prescaler 1		
42	Prescaler 2		
43 to 61	(Reserved)		
62	Force output high (logic 1)		
63	Force output low (logic 0)		

**Page:** 8 of 36

#### Front Panel Universal I/O Slots

Universal I/O slots provide different types of output with exchangeable Universal I/O modules. Each module provides two outputs e.g. two TTL output, two NIM output or two optical outputs. The source for these outputs is selected with mapping registers.

The two front panel Universal I/O slots have extra I/O pins to allow controlling the delay of UNIV-LVPECL-DLY modules.

#### Side by Side Module Connections

An optional side-by-side front panel module offers three additional Universal I/O slots with a maximum of six outputs.

#### **Configurable Size Data Buffer**

Some applications require deterministic data transmission. The configurable size data buffer provides a configurable size buffer that may be transmitted over the event system link. The buffer size is configured in the Event Generator to up to 2 kbytes. The Event Receiver is able to receive buffers of any size from 4 bytes to 2 kbytes in four byte (long word) increments.

Data reception is enabled by changing the distributed bus mode for data transmission (mode = 1 in Data Buffer Control Register). This halves the distributed bus update rate. Before a data buffer can be received the data buffer receiver has to be enabled (write enable = 1 in control register). This clears the checksum error flag and sets the rx\_enable flag. When a data buffer has been received the rx\_enable flag is cleared and rx\_complete flag is set. If the received and computed checksums do not match the checksum error flag is set.




Figure 3: Data Receive Buffer

The size of the data buffer transfer can be read from the control register. An interrupt may be generated after reception of a data buffer.

**Page:** 9 of 36

#### **Interrupt Generation**

The Event Receiver has multiple interrupt sources which all have their own enable and flag bits. The following events may be programmed to generate an interrupt:

- Receiver violation: bit error or the loss of signal.
- Lost heartbeat: heartbeat monitor timeout.
- Write operation of an event to the event FIFO.
- Event FIFO is full.
- Data Buffer reception complete.

In addition to the events listed above an interrupt can be generated from one of the pulse generator outputs, distributed bus bits or prescalers. The pulse interrupt can be mapped in a similar way as the front panel outputs.

#### **External Event Input**

An external hardware input is provided to be able to take an external pulse to generate an internal event. This event will be handled as any other received event.

### Programmable Reference Clock

The event receiver requires a reference clock to be able to synchronise on the incoming event stream sent by the event generator. For flexibility a programmable reference clock is provided to allow the use of the equipment in various applications with varying frequency requirements.

#### **Fractional Synthesiser**

The clock reference for the event receiver is generated on-board the event receiver using a fractional synthesiser. A Micrel (<a href="http://www.micrel.com">http://www.micrel.com</a>) SY87739L Protocol Transparent Fractional-N Synthesiser with a reference clock of 24 MHz is used. The following table lists programming bit patterns for a few frequencies.

Event Rate	Configuration Bit	Reference Output	Precision
	Pattern		(theoretical)
499.8 MHz/5	0x025B41ED	99.956 MHz	-40 ppm
= 99.96 MHz			
50 MHz	0x009743AD	50.0 MHz	0
499.8 MHz/10	0x025B43AD	49.978 MHz	-40 ppm
= 49.98 MHz			


The event receiver reference clock is required to be in  $\pm 100$  ppm range of the event generator event clock.

### **Connections**

#### Front Panel Connections

The front panel of the Event Receiver is shown in Figure 4.

**Page:** 10 of 36



**Figure 4: Event Receiver Front Panel** 




Figure 5: Optional Side-by-side Module Front Panel

The front panel of the Event Receiver includes the following connections and status leds:

Connector / Led	Style	Level	Description
LNK	Red/Green		Red: receiver violation detected
	Led		Green: RX link OK, violation flag
			cleared
EVT	Red/Green		Green: link OK, flashes when event
	Led		code received
			Red: Flashes on led event
TX	LC	optical	Transmit Optical Output (TX)
RX	LC	optical	Receiver Optical Input (RX)
TTL IN0	LEMO-EPY	TTL	External Event Input
TTL IN1	LEMO-EPY TTL		(reserved)
UNIV0/1	Universal slot		Universal Output 0/1
UNIV2/3	Universal slot		Universal Output 2/3
UNIV4/5	Universal slot		Universal Output 4/6
UNIV6/7	Universal slot		Universal Output 6/7
UNIV8/9	Universal slot		Universal Output 8/9

## **Programming Details**

## **Register Map**

Address	Register	Type	Description
0x000	Status	UINT32	Status Register
0x004	Control	UINT32	Control Register
0x008	IrqFlag	UINT32	Interrupt Flag Register
0x00C IrqEnable UINT32 I		UINT32	Interrupt Enable Register
0x010	PulseIrqMap	UINT32	Mapping register for pulse interrupt
0x020	DataBufCtrl	UINT32	Data Buffer Control and Status Register

**Document:** cPCI-EVR-2x0\_3.doc **Page:** 11 of 36

0x024	TxDataBufCtrl	UINT32	TX Data Buffer Control and Status Register	
0x02C	FWVersion	UINT32	Firmware Version Register	
0x040	EvCntPresc	UINT32	Event Counter Prescaler	
0x04C	UsecDivider	UINT32	Divider to get from Event Clock to 1 MHz	
0x050	ClockControl	UINT32	Event Clock Control Register	
0x05C	SecSR	UINT32	Seconds Shift Register	
0x060	SecCounter	UINT32	Timestamp Seconds Counter	
0x064	EventCounter	UINT32	Timestamp Event Counter	
0x068	SecLatch	UINT32	Timestamp Seconds Counter Latch	
0x06C	EvCntLatch	UINT32	Timestamp Event Counter Latch	
0x070	EvFIFOSec	UINT32	Event FIFO Seconds Register	
0x074	EvFIFOEvCnt	UINT32	Event FIFO Event Counter Register	
0x078	EvFIFOCode	UINT16	Event FIFO Event Code Register	
0x07C	LogStatus	UINT32	Event Log Status Register	
0x080	FracDiv	UINT32	Micrel SY87739L Fractional Divider	
			Configuration Word	
0x088	RxInitPS	UINT32	Reserved for Initial value for RF recovery	
			DCM phase shift (VME-EVR-230RF)	
0x090	GPIODir	UINT32	Front Panel UnivIO GPIO signal direction	
0x094	GPIOIn	UINT32	Front Panel UnivIO GPIO input register	
0x098	GPIOOut	UINT32	Front Panel UnivIO GPIO output register	
0x100	Prescaler_0	UINT32	Prescaler 0 Divider	
0x104	Prescaler_1	UINT32	Prescaler 1 Divider	
0x108	Prescaler_2	UINT32	Prescaler 2 Divider	
0x200	Pulse0Ctrl	UINT32	Č	
0x204	Pulse0Presc	UINT32		
0x208	Pulse0Delay	UINT32	Pulse 0 Delay Register	
0x20C	Pulse0Width	UINT32	Pulse 0 Width Register	
0x210			Pulse 1 Registers	
0x220			Pulse 2 Registers	
•••		•••		
0x290			Pulse 9 Registers	
0x400	FPOutMap0	UINT16	Front Panel Output 0 Map Register	
0x402	FPOutMap1	UINT16	Front Panel Output 1 Map Register	
0x404	FPOutMap2	UINT16	Front Panel Output 2 Map Register	
0x406	FPOutMap3	UINT16	Front Panel Output 3 Map Register	
0x408	FPOutMap4	UINT16	Front Panel Output 4 Map Register	
0x40A	FPOutMap5	UINT16	Front Panel Output 5 Map Register	
0x40C	FPOutMap6	UINT16	Front Panel Output 6 Map Register	
0x40E	FPOutMap7	UINT16	Front Panel Output 7 Map Register	
0x440	UnivOutMap0	UINT16	Front Panel Universal Output 0 Map Register	
0x442	UnivOutMap1	UINT16	Front Panel Universal Output 1 Map Register	
0x444	UnivOutMap2	UINT16	Front Panel Universal Output 2 Map Register	
0x446	UnivOutMap3	UINT16	Front Panel Universal Output 3 Map Register	

**Document:** cPCI-EVR-2x0\_3.doc **Page:** 12 of 36

0x448	UnivOutMap4	UINT16	Front Panel Universal Output 4 Map Register
0x44A	UnivOutMap5	UINT16	Front Panel Universal Output 5 Map Register
0x44C	UnivOutMap6	UINT16	Front Panel Universal Output 6 Map Register
0x44E	UnivOutMap7	UINT16	Front Panel Universal Output 7 Map Register
0x450	UnivOutMap8	UINT16	Front Panel Universal Output 8 Map Register
0x450 $0x452$	UnivOutMap9	UINT16	Front Panel Universal Output 9 Map Register
0x432 0x480	TBOutMap0	UINT16	Transition Board Output 0 Map Register
0x480 $0x482$	TBOutMap0	UINT16	Transition Board Output 1 Map Register
0x484 $0x484$	TBOutMap1	UINT16	Transition Board Output 1 Map Register  Transition Board Output 2 Map Register
0x486	TBOutMap2	UINT16	Transition Board Output 2 Map Register  Transition Board Output 3 Map Register
0x488	TBOutMap4	UINT16	Transition Board Output 4 Map Register
0x48A	TBOutMap4	UINT16	Transition Board Output 4 Map Register  Transition Board Output 5 Map Register
0x48C	TBOutMap5	UINT16	Transition Board Output 5 Map Register  Transition Board Output 6 Map Register
0x48E	TBOutMap7	UINT16	Transition Board Output 7 Map Register
	1	UINT16	1 1 0
0x490 0x492	TBOutMap8	UINT16 UINT16	Transition Board Output 8 Map Register Transition Board Output 9 Map Register
	TBOutMap9		1 1 0
0x494	TBOutMap10	UINT16	Transition Board Output 10 Map Register
0x496	TBOutMap11	UINT16	Transition Board Output 11 Map Register
0x498	TBOutMap12	UINT16	Transition Board Output 12 Map Register
0x49A	TBOutMap13	UINT16	Transition Board Output 13 Map Register
0x49C	TBOutMap14	UINT16	Transition Board Output 14 Map Register
0x49E	TBOutMap15	UINT16	Transition Board Output 15 Map Register
0x4A0	TBOutMap16	UINT16	Transition Board Output 16 Map Register
0x4A2	TBOutMap17	UINT16	Transition Board Output 17 Map Register
0x4A4	TBOutMap18	UINT16	Transition Board Output 18 Map Register
0x4A6	TBOutMap19	UINT16	Transition Board Output 19 Map Register
0x4A8	TBOutMap20	UINT16	Transition Board Output 20 Map Register
0x4AA	TBOutMap21	UINT16	Transition Board Output 21 Map Register
0x4AC	TBOutMap22	UINT16	Transition Board Output 22 Map Register
0x4AE	TBOutMap23	UINT16	Transition Board Output 23 Map Register
0x4B0	TBOutMap24	UINT16	Transition Board Output 24 Map Register
0x4B2	TBOutMap25	UINT16	Transition Board Output 25 Map Register
0x4B4	TBOutMap26	UINT16	Transition Board Output 26 Map Register
0x4B6	TBOutMap27	UINT16	Transition Board Output 27 Map Register
0x4B8	TBOutMap28	UINT16	Transition Board Output 28 Map Register
0x4BA	TBOutMap29	UINT16	Transition Board Output 29 Map Register
0x4BC	TBOutMap30	UINT16	Transition Board Output 30 Map Register
0x4BE	TBOutMap31	UINT16	Transition Board Output 31 Map Register
0x500	FPInMap0	UINT32	Front Panel Input 0 Mapping Register
0x504	FPInMap1	UINT32	Front Panel Input 1 Mapping Register
0x600	CML4Pat00	UINT32	20 bit output pattern for state low
0x604	CML4Pat01	UINT32	20 bit output pattern for state rising edge
0x608	CML4Pat10	UINT32	20 bit output pattern for state falling edge
0x60C	CML4Pat11	UINT32	20 bit output pattern for state high

**Document:** cPCI-EVR-2x0\_3.doc **Page:** 13 of 36

0x610	CML4Ena	UINT32	CML 4 Output Control Register
0x620	CML5Pat00	UINT32	20 bit output pattern for state low
0x624	CML5Pat01	UINT32	20 bit output pattern for state rising edge
0x628	CML5Pat10	UINT32	20 bit output pattern for state falling edge
0x62C	CML5Pat11	UINT32	20 bit output pattern for state high
0x630	CML5Ena	UINT32	CML 5 Output Control Register
0x640	CML6Pat00	UINT32	20 bit output pattern for state low
0x644	CML6Pat01	UINT32	20 bit output pattern for state rising edge
0x648	CML6Pat10	UINT32	20 bit output pattern for state falling edge
0x64C	CML6Pat11	UINT32	20 bit output pattern for state high
0x650	CML6Ena	UINT32	CML 5 Output Control Register
0x800 -	DataBuf		Data Buffer Receive Memory
0xFFF			
0x1800 -	TxDataBuf		Data Buffer Transmit Memory
0x1FFF			
0x2000 -	EventLog		512 x 16 byte position Event Log
0x2FFF			
0x4000 -	MapRam1		Event Mapping RAM 1
0x5FFF			
0x6000 -	MapRam2		Event Mapping RAM 2
0x7FFF			
	·		<u> </u>

## **Status Register**

address	bit 31	bit 30	bit 29	<b>Bit 28</b>	bit 27	bit 26	bit 25	<b>bit 24</b>
0x000	DBUS7	DBUS6	DBUS5	DBUS4	DBUS3	DBUS2	DBUS1	DBUS0
			•					
address	bit 23	bit 22	bit 21	bit 20	bit 19	bit 18	bit 17	bit 16
0x001								LEGVIO
·								
address	bit 15	<b>bit 14</b>	<b>bit 13</b>	bit 12	bit 11	bit 10	bit 9	bit 8
0x002								
!			•		•		•	
address	bit 7	bit 6	bit 5	Bit 4	bit 3	bit 2	bit 1	bit 0
0x003			FIFOSTP					

Bit	Function
DBUS7	Read status of DBUS bit 7
DBUS6	Read status of DBUS bit 6
DBUS5	Read status of DBUS bit 5
DBUS4	Read status of DBUS bit 4
DBUS3	Read status of DBUS bit 3
DBUS2	Read status of DBUS bit 2
DBUS1	Read status of DBUS bit 1
DBUS0	Read status of DBUS bit 0

Välitalontie 83 C. FI-00660 Helsinki, Finland

**Document:** cPCI-EVR-2x0\_3.doc

**Page:** 14 of 36

LEGVIO Legacy VIO (series 100, 200 and 230)

FIFOSTP Event FIFO stopped flag

#### **Control Register**

address	bit 31	bit 30	bit 29	bit 28	bit 27	Obit 26	bit 25	bit 24
0x004	EVREN	EVFWD	TXLP	RXLP				
address	bit 15	<b>bit 14</b>	bit 13	<b>bit 12</b>	bit 11	<b>bit 10</b>	bit 9	bit 8
0x006		TSDBUS	RSTS			LTS	MAPEN	MAPRS
·								
address	bit 7	bit 6	bit 5	Bit 4	bit 3	bit 2	bit 1	bit 0
0x007	LOGRS	LOGEN	LOGDIS	LOGSE	RSFIFO			

**Bit** Function

**EVREN** Event Receiver Master enable

TXLP Transmitter loopback:

0 – Receive signal from SFP transceiver (normal operation)

1 – Loopback EVR TX into EVR RX

RXLP Receiver loopback:

0 – Transmit signal from EVR on SFP transceiver TX

1 – Loopback SFP RX on SFP TX

TSDBUS Use timestamp counter clock on DBUS4

RSTS Reset Timestamp. Write 1 to reset timestamp event counter and timestamp

latch.

LTS Latch Timestamp: Write 1 to latch timestamp from timestamp event

counter to timestamp latch.

MAPEN Event mapping RAM enable.

MAPRS Mapping RAM select bit for event decoding:

0 – select mapping RAM 1 1 – select mapping RAM 2.

LOGRS Reset Event Log. Write 1 to reset log.

LOGEN Enable Event Log. Write 1 to (re)enable event log. LOGDIS Disable Event Log. Write 1 to disable event log.

LOGSE Log Stop Event Enable.

RSFIFO Reset Event FIFO. Write 1 to clear event FIFO.

#### **Interrupt Flag Register**

address	bit 31	bit 30	bit 29	bit 28	bit 27	bit 26	bit 25	bit 24
0x008								
address	Bit 7	bit 6	bit 5	Bit 4	bit 3	bit 2	bit 1	bit 0
0x00b			IFDBUF	IFHW	IFEV	IFHB	IFFF	IFVIO

Bit	Function
<b>IFDBUF</b>	Data buffer flag

IFHW Hardware interrupt flag (mapped signal)

Välitalontie 83 C, FI-00660 Helsinki, Finland

**Document:** cPCI-EVR-2x0\_3.doc

**Page:** 15 of 36

IFEV	Event interrupt flag
IFHB	Heartbeat interrupt flag
IFFF	Event FIFO full flag
IFVIO	Receiver violation flag

#### **Interrupt Enable Register**

address	Bit 31	bit 30	bit 29	<b>bit 28</b>	bit 27	bit 26	bit 25	<b>bit 24</b>
0x00c	IRQEN							
address	Bit 7	bit 6	bit 5	Bit 4	bit 3	bit 2	bit 1	bit 0
0x00f			IEDBUF	IEHW	IEEV	IEHB	IEFF	IEVIO

Bit Function

IRQEN Master interrupt enable:

0 – disable all interrupts

1 – allow interrupts

IEDBUF Data buffer interrupt enable

IEHW Hardware interrupt enable (mapped signal)

IEEV Event interrupt enable IEHB Heartbeat interrupt enable

IEFF Event FIFO full interrupt enable IEVIO Receiver violation interrupt enable

### **Hardware Interrupt Mapping Register**

addressBit 7bit 6bit 5Bit 4bit 3bit 2bit 1bit 00x013Mapping ID (see Table 1 for mapping IDs)

#### Receive Data Buffer Control and Status Register

address	<b>Bit 15</b>	<b>bit 14</b>	bit 13	<b>bit 12</b>	bit 11	<b>bit 10</b>	bit 9	bit 8
0x022	DBRX/	DBRDY/	DBCS	DBEN		RXSIZ	E(11:8)	
	DBENA	DBDIS						
	1 * · · ·	1.4.6	3.44.00	1.4.4	14.0	14.0	114	1.4.0

address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0x023				RXSIZ	ZE(7:0)			

Bit	Function
DBRX	Data Buffer Receiving (read-only)
DBENA	Set-up for Single Reception (write '1' to set-up)
DBRDY	Data Buffer Transmit Complete / Interrupt Flag
DBDIS	Stop Reception (write '1' to stop/disable)
DBCS	Data Buffer Checksum Error (read-only)
	Flag is cleared by writing '1' to DBRX or DBRDY or disabling
	data buffer
DBEN	Data Buffer Enable Data Buffer Mode
	'0' – Distributed bus not shared with data transmission, full speed
	distributed bus
	'1' - Distributed bus shared with data transmission, half speed



**Page:** 16 of 36

distributed bus

Data Buffer Received Buffer Size (read-only) RXSIZE

### **Transmit Data Buffer Control Register**

address	bit 23	bit 22	bit 21	bit 20	bit 19	bit 18	bit 17	bit 16
0x025				TXCPT	TXRUN	TRIG	ENA	MODE
								_
address	bit 15	<b>Bit 14</b>	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8
0x026							DTSZ(10:8	)
address	Bit 7	bit 6	bit 5	Bit 4	bit 3	bit 2	bit 1	bit 0
0x027			DTS	Z(7:2)			0	0

Bits	Function
TXCPT	Data Buffer Transmission Complete
TXRUN	Data Buffer Transmission Running – set when data transmission has
	been triggered and has not been completed yet
TRIG	Data Buffer Trigger Transmission
	Write '1' to start transmission of data in buffer
ENA	Data Buffer Transmission enable
	'0' – data transmission engine disabled
	'1' – data transmission engine enabled
MODE	Distributed bus sharing mode
	'0' – distributed bus not shared with data transmission

'1' – distributed bus shared with data transmission

DTSZ(10:8) Data Transfer size 4 bytes to 2k in four byte increments

### **FPGA Firmware Version Register**

	bit <b>27</b>	<b>bit 26</b>		<b>bit 24</b>
EVR = 0x1			Form Factor	
3				bit 8
	Rese	erved		
				bit 0
	Versi	on ID		
	EVR = 0x1	EVR = 0x1 Rese	EVR = 0x1 Reserved	EVR = $0x1$ Form Factor  Reserved

**Bits Function** 

Form Factor 0 - CompactPCI 3U

> 1 - PMC2 - VME64x

## **Event Counter Clock Prescaler Register**

address	bit 15	bit 0
0x042	Timestamp Event Counter Clock Prescaler Register	



Välitalontie 83 C, FI-00660 Helsinki, Finland

**Document:** cPCI-EVR-2x0\_3.doc

**Page:** 17 of 36

## **Microsecond Divider Register**

address	bit 15	bit 0
0x04e	Rounded integer value of 1 µs * event clock	

For 100 MHz event clock this register should read 100, for 50 MHz event clock this register should read 50. This value is used e.g. for the heartbeat timeout.

### **Clock Control Register**

address	bit 15	<b>bit 14</b>	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8
0x052	RECDCM	RECDCM	RECDCM	EVDCM	EVDCM	EVDCM	CGLOCK	RECDCM
011052	RUN	INITDONE	PSDONE	STOPPED	LOCKED	PSDONE		PSDEC

address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0x053	RECDCM	RECDCM	EVDCM	EVDCM	EVDCM	EVDCM	EVDCM	EVCLKSEL
011000	PSINC	RES	PSDEC	PSINC	SRUN	SRES	RES	

Bit **Function** 

CGLOCK Micrel SY87739L locked (read-only)

Other bits n/a on cPCI-EVR

#### **Seconds Shift Register**

address	bit 31	bit 0
0x05c	Seconds Shift Register (read-only)	

### **Seconds Counter Register**

address	bit 31	bit 0
0x060	Seconds Counter Register (read-only)	

## **Timestamp Event Counter Register**

address	bit 31	bit 0
0x064	Timestamp Event Counter Register (read-only)	

## **Seconds Latch Register**

address	bit 31	bit 0
0x068	Seconds Latch Register (read-only)	

### **Timestamp Event Latch Register**

address	bit 31	bit 0
0x06c	Timestamp Event Latch Register (read-only)	

## **FIFO Seconds Register**

address	bit 31	bit 0
0x070	FIFO Seconds Register (read-only)	



Välitalontie 83 C, FI-00660 Helsinki, Finland

**Document:** cPCI-EVR-2x0\_3.doc

**Page:** 18 of 36

#### **FIFO Timestamp Register**

address	bit 31	bit 0
0x074	FIFO Timestamp Register (read-only)	

#### **FIFO Event Register**

address	bit 7	bit 0
0x07b	FIFO Event Code Register (read-only)	

Note that reading the FIFO event code registers pulls the event code and timestamp/seconds value from the FIFO for access. The correct order to read an event from FIFO is to first read the event code register and after this the timestamp/seconds registers in any order. Every read access to the FIFO event register pulls a new event from the FIFO if it is not empty.

#### **Event Log Status Register**

address	bit 31	bit 30	bit 29	bit 28	bit 27	bit 26	bit 25	bit 24
0x07C	LOGOV							
address	bit 15		bit	9 bit	8			bit 0
0x07E					L	og writing	pointer	

#### **SY87739L Fractional Divider Configuration Word**

address	bit 31	bit 0
0x080	SY87739L Fractional Divider Configuration Word	

#### Configuration Word Frequency with 24 MHz reference oscillator

0x0C928166	124.907 MHz
0x0C9282A6	62.454 MHz
0x009743AD	50 MHz
0xC25B43AD	49.978 MHz
0x0176C36D	49.965 MHz

### Prescaler 0 Register

address	Bit 15	bit 0
0x102	Prescaler 0 Register	

#### **Prescaler 1 Register**

address	Bit 15	bit 0
0x106	Prescaler 1 Register	

## Prescaler 2 Register

address	Bit 15	bit 0
0x10a	Prescaler 2 Register	

**Document:** cPCI-EVR-2x0\_3.doc

**Page:** 19 of 36

## **Pulse Generator Registers**

address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0x203	PxOUT	PxSWS	PxSWR	PxPOL	PxMRE	<b>PxMSE</b>	PxMTE	PxENA
address	bit 31							bit 0
0x204			Pulse G	enerator P	rescaler Re	egister		
address	bit 31							bit 0
0x208			Pulse	Generator	Delay Reg	gister		
address	bit 31							bit 0
0x20C			Pulse	Generator	Width Reg	gister		

Note: addresses shown above are for pulse generator 0.

bit	Function
PxOUT	Pulse Generator Output (read-only)
PxSWS	Pulse Generator Software Set
PxSWC	Pulse Generator Software Reset
PxPOL	Pulse Generator Output Polarity
	0 – normal polarity
	1 – inverted polarity
PxMRE	Pulse Generator Event Mapping RAM Reset Event Enable
	0 – Reset events disabled
	1 – Mapped Reset Events reset pulse generator output
PxMSE	Pulse Generator Event Mapping RAM Set Event Enable
	0 – Set events disabled
	1 – Mapped Set Events set pulse generator output
PxMTE	Pulse Generator Event Mapping RAM Trigger Event Enable
	0 – Event Triggers disabled
	1 – Mapped Trigger Events trigger pulse generator
PxENA	Pulse Generator Enable
	0 – generator disabled
	1 – generator enabled

## **Front Panel Output Mapping Registers**

address	Bit 7	bit 6	bit 5	Bit 4	bit 3	bit 2	bit 1	bit 0			
0x401		Front panel OUT0 Mapping ID (see Table 1 for mapping IDs)									
0x403		Front panel OUT1 Mapping ID									
0x405		Front panel OUT2 Mapping ID									
0x407		Front panel OUT3 Mapping ID									
0x409		Front panel OUT4 Mapping ID									
0x40B		Front panel OUT5 Mapping ID									
0x40D		Front panel OUT6 Mapping ID									
0x40F		Front panel OUT7 Mapping ID									
Notes:											

cPCI-EVR does not have any Front panel outputs.

PMC-EVR has three front panel outputs OUT0 to OUT2.

VME-EVR-230 has eight Front panel outputs OUT0 to OUT7.

**Page:** 20 of 36

VME-EVR-230RF has seven Front panel outputs OUT0 to OUT3 (TTL level), OUT4 to OUT6 CML level (see section about CML

### **Universal I/O Output Mapping Registers**

address	Bit 7	bit 6	bit 5	Bit 4	bit 3	bit 2	bit 1	bit 0
0x441		Universal I	O UNIVO	Mapping II	(see Tab	le 1 for maj	pping IDs)	
0x443			Univer	rsal I/O UN	IV1 Mappi	ng ID		
0x445			Univer	rsal I/O UN	IV2 Mappi	ng ID		
0x447			Univer	rsal I/O UN	IV3 Mappi	ng ID		
0x449	U	Universal I/O	UNIV4 Ma	apping ID (d	optional cP	CI side-by-	-side module	)
0x44b	U	Universal I/O	UNIV5 Ma	apping ID (d	ptional cP	CI side-by-	-side module	<b>a</b> )
0x44d	U	Universal I/O	UNIV6 Ma	apping ID (d	ptional cP	CI side-by-	-side module	<b>a</b> )
0x44f	U	Universal I/O	UNIV7 Ma	apping ID (d	ptional cP	CI side-by-	-side module	<b>a</b> )
0x451	U	Iniversal I/O	UNIV8 Ma	apping ID (d	ptional cP	CI side-by-	-side module	)
0x453	U	Iniversal I/O	UNIV9 Ma	apping ID (d	ptional cP	CI side-by	-side module	)
Notes:					_			

cPCI-EVR has two Universal I/O slots (four outputs UNIV0 to UNIV3). An optional side-by-side module provides three more slots (six additional outputs UNIV4 to UNIV9).

PMC-EVR does not have any Universal I/O slots.
VME-EVR has two Universal I/O slots (four outputs UNIV0 to UNIV3).

### **Transition Board Output Mapping Registers**

address	Bit 7	bit 6	bit 5	Bit 4	bit 3	bit 2	bit 1	bit 0			
0x481	Trans	sition Board	Output TB	OUT0 Map	ping ID (se	ee Table 1 f	or mapping	g IDs)			
0x483		Transition Board Output TBOUT1 Mapping ID									
0x485	Transition Board Output TBOUT2 Mapping ID										
• • •											
Notes:											

cPCI-EVR does not have any Transition board outputs.

#### **Front Panel Input Mapping Registers**

address	bit 31	bit 30	bit 29	bit 28	bit 27	bit 26	bit 25	bit 24	
0x500			EXTLV0	BCKLE0	EXTLE0	EXTED0	BCKEV0	EXTEV0	
address	bit 23	<b>bit 22</b>	bit 21	bit 20	bit 19	bit 18	bit 17	<b>bit 16</b>	
0x501	T0DB7	T0DB6	T0DB5	T0DB4	T0DB3	T0DB2	T0DB1	T0DB0	
·									
address	bit 15							bit 8	
0x502		Bac	kward Ever	nt Code Re	gister for fi	ont panel in	nput 0		
							•		
address	bit 7							bit 0	
0x503	External Event Code Register for front panel input 0								
address	bit 31	<b>bit 30</b>	bit 29	bit 28	bit 27	bit 26	bit 25	bit 24	
0x504			EXTLV1	BCKLE1	EXTLE1	EXTED1	BCKEV1	EXTEV1	
!			•	•	•				
address	bit 23	bit 22	bit 21	bit 20	bit 19	bit 18	bit 17	<b>bit 16</b>	
0x505	T1DB7	T1DB6	T1DB5	T1DB4	T1DB3	T1DB2	T1DB1	T1DB0	
			•	•	•				
address	bit 15							bit 8	

**Document:** cPCI-EVR-2x0\_3.doc

**Page:** 21 of 36

0x506		Backward Event Code Register for front panel input 1	
address	bit 7		bit 0
0x507		External Event Code Register for front panel input 1	

bit	Function
<b>EXTLV</b> x	Backward HW Event Level Sensitivity for input x
	0 – active high
	1 – active low
<b>BCKLE</b> x	Backward HW Event Level Trigger enable for input x
	0 – disable level events
	1 – enable level events, send out backward event code every 1 us when
	input is active (see EXTLVx for level sensitivity)
<b>EXTLEx</b>	External HW Event Level Trigger enable for input x
	0 – disable level events
	1 – enable level events, apply external event code to active mapping
	RAM every 1 us when input is active (see EXTLVx for level sensitivity)
EXTEDx	Backward HW Event Edge Sensitivity for input x
	0 – trigger on rising edge
DOWELL	1 – trigger on falling edge
BCKEVx	
	0 – disable backward HW event
	1 – enable backward HW event, send out backward event code on
	detected edge of hardware input (see EXTEDx bit for edge)
EXTEVx	External HW Event Enable for input x
	0 – disable external HW event
	1 – enable external HW event, apply external event code to active
TxDB7-	mapping RAM on edge of hardware input Backward distributed bus bit enable:
TxDB/-	0 – disable distributed bus bit
TXDBU	
	1 – enable distributed bus bit control from hardware input: e.g. when TxDB7 is '1' the hardware input x state is sent out on distributed bus bit
	7.
	1.

## **CML Output Pattern Registers (CMLxPatxx)**

bit 23	<b>bit 22</b>	bit 21	<b>bit 20</b>	bit 19	<b>bit 18</b>	bit 17	bit 16
				19 MSB	18	17	16
							_
bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8
15	14	13	12	11	10	9	8
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
7	6	5	4	3	2	1	0 LSB



Välitalontie 83 C. FI-00660 Helsinki, Finland

**Document:** cPCI-EVR-2x0\_3.doc

**Page:** 22 of 36

### **CML Output Control Register**

Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0			
						CMLRES	CMLPWD	CMLENA			
	CMLRES	S	CML Reset 1 = reset CML output (default on EVR power up)								
	CMLPW	D	0 = normal operation CML Power Down 1 = CML outputs powered down (default on EVR power up)								
	CMLEN.	A	<ul> <li>0 = normal operation</li> <li>CML Enable</li> <li>0 = CML output disabled (default on EVR power up)</li> <li>1 = CML output enabled</li> </ul>								

## **Application Programming Interface (API)**

A Linux device driver and application interface is provided to setup up the Event Receiver.

#### Function Reference

## int EvrOpen(struct MrfErRegs \*\*pEr, char \*device\_name);

Opens the EVR device for access. Simultaneous Description

accesses are allowed.

EvgOpen returns pointer to EVR registers by struct MrfErRegs \*\*pEr **Parameters** 

memory mapping the I/O registers into user

space.

char \*device name Holds the device name of the EVR, e.g.

/dev/ega3. The device names are set up by the

module load script of the device driver.

Return file descriptor on success. Return value

Returns -1 on error.

int EvrClose(int fd);

Description Closes the EVR device after opening by

EvrOpen.

File descriptor returned by EvrOpen **Parameters** int fd

Returns zero on success. Return value

Returns -1 on error.

### int EvrEnable(volatile struct MrfErRegs \*pEr, int state);

Enables the EVR and allows reception of Description

events.

volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register **Parameters** 

base.

0: disable int state

Välitalontie 83 C. FI-00660 Helsinki, Finland

**Document:** cPCI-EVR-2x0\_3.doc

**Page:** 23 of 36

1: enable

Return value Returns zero when EVR disabled

Returns non-zero when EVR enabled

#### int EvrGetEnable(volatile struct MrfErRegs \*pEr);

Retrieves state of the EVR. **Description** 

volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register **Parameters** 

base.

Return value Returns zero when EVR disabled

Returns non-zero when EVR enabled

#### void EvrDumpStatus(volatile struct MrfErRegs \*pEr);

**Description** Dump EVR status.

volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register **Parameters** 

base.

Return value None

#### int EvrGetViolation(volatile struct MrfErRegs \*pEr, int clear);

Description Get/clear EVR link violation status.

volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register **Parameters** 

base.

int clear 0: don't clear

1: clear status

Returns 0 when no violation detected. Return value

Return non-zero when violation detected.

### void EvrDumpMapRam(volatile struct MrfErRegs \*pEr, int ram);

Description Dump EVR mapping RAM.

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int ram Number of RAM: 0 or 1

Return value None

#### int EvrMapRamEnable(volatile struct MrfErRegs \*pEr, int ram, int enable);

Description Enable/disable EVR mapping RAM.

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

int ram Number of RAM: 0 or 1

0: disable RAM int enable

1: enable RAM

Return value None



**Page:** 24 of 36

## int EvrSetForwardEvent(volatile struct MrfErRegs \*pEr, int ram, int code, int enable);

**Description**Parameters

Enable/disable EVR event forwarding.

Pointer to memory mapped EVR register

Pointer to memory mapped EVR registe

base.

int ram Number of mapping RAM: 0 or 1 int code Event code to enable/disable event

forwarding

int enable 0: disable event forwarding for code

1: enable event forwarding for code

Return value None

## int EvrEnableEventForwarding(volatile struct MrfErRegs \*pEr, int state);

**Description** Enables forwarding of enabled event codes.

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int state 0: disable forwarding

1: enable forwarding

**Return value** Returns zero when forwarding disabled

Returns non-zero when forwarding enabled

### int EvrGetEventForwarding(volatile struct MrfErRegs \*pEr);

**Description** Retrieves state of event forwarding.

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

**Return value** Returns zero when forwarding disabled

Returns non-zero when forwarding enabled

## int EvrSetLedEvent(volatile struct MrfErRegs \*pEr, int ram, int code, int enable);

**Description** Enable/disable EVR led event (Front panel

led will flash up for enabled event codes).

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int ram Number of mapping RAM: 0 or 1

int code Event code to enable/disable led event for

int enable 0: disable led event for code

1: enable led event for code

Return value None

## int EvrSetFIFOEvent(volatile struct MrfErRegs \*pEr, int ram, int code, int enable);

**Description** Enable/disable storing specified event code

Välitalontie 83 C, FI-00660 Helsinki, Finland

**Document:** cPCI-EVR-2x0\_3.doc

**Page:** 25 of 36

into FIFO.

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int ram Number of mapping RAM: 0 or 1 int code Event code to enable/disable

int enable 0: disable storing event code in FIFO

1: enable storing event code in FIFO

Return value None

## int EvrSetLatchEvent(volatile struct MrfErRegs \*pEr, int ram, int code, int enable);

**Description** Enable/disable latching timestamp on

specified event code.

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int ram Number of mapping RAM: 0 or 1 int code Event code to enable/disable

int enable 0: disable latching of timestamp on event

code

1: enable latching of timestamp upon

reception of event code

Return value None

## int EvrSetLogStopEvent(volatile struct MrfErRegs \*pEr, int ram, int code, int enable);

**Description** Enable/disable stopping of writes to event

log on reception of event code.

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int ram
Number of mapping RAM: 0 or 1
int code
int enable

Number of mapping RAM: 0 or 1
Event code to enable/disable
0: disable stop log event

1: stop log writes upon reception of event

code

Return value None

### int EvrClearFIFO(volatile struct MrfErRegs \*pEr);

**Description** Clear EVR Event FIFO.

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

Return value None.

## int EvrGetFIFOEvent(volatile struct MrfErRegs \*pEr, struct FIFOEvent \*fe);

**Description** Get one Event from EVR Event FIFO.

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

Välitalontie 83 C. FI-00660 Helsinki, Finland

**Document:** cPCI-EVR-2x0\_3.doc

**Page:** 26 of 36

struct FIFOEvent \*fe struct FIFOEvent { u32 TimestampHigh; u32 TimestampLow;

u32 EventCode:

**}**;

Return value

Pointer to structure to place event in.

0 – Event retrieved successfully -1 – Event FIFO was empty

int EvrEnableLogStopEvent(volatile struct MrfErRegs \*pEr, int enable);

**Description** Enable/disable stopping of writing to event

log on reception of event codes with STOP

Log mapping bit set.

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int enable 0: disable stop log event

1: stop log writes upon reception of event codes with STOP log mapping bit set. Returns zero when stop events disabled

**Return value**Returns zero when stop events disabled

Returns non-zero when stop events enabled

int EvrGetLogStopEvent(volatile struct MrfErRegs \*pEr);

**Description** Check if log stop events are enabled.

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

**Return value** Returns zero when stop events disabled

Returns non-zero when stop events enabled

int EvrEnableLog(volatile struct MrfErRegs \*pEr, int enable);

**Description** Enable/disable writing to log.

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int enable 0: disable writes to log

1: enable writes to log

**Return value** Returns zero when log enabled

Returns non-zero when log stopped.

int EvrGetLogState(volatile struct MrfErRegs \*pEr, int enable);

**Description** Get log state.

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

**Return value** Returns zero when logging enabled

Returns non-zero when logging stopped.

int EvrGetLogStart(volatile struct MrfErRegs \*pEr);

**Description** Get log start position.

Välitalontie 83 C, FI-00660 Helsinki, Finland

**Document:** cPCI-EVR-2x0\_3.doc

**Page:** 27 of 36

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base

**Return value** Returns relative address to first log entry in

log ring buffer.

#### int EvrGetLogEntries(volatile struct MrfErRegs \*pEr);

**Description** Get number of entries in log.

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

**Return value** Returns number of entries in log (0 to 512).

#### void EvrDumpFIFO(volatile struct MrfErRegs \*pEr);

**Description** Dump EVR FIFO on stdout.

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

Return value None

#### int EvrClearLog(volatile struct MrfErRegs \*pEr);

**Description** Empty EVR Event Log.

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

Return value None.

#### void EvrDumpLog(volatile struct MrfErRegs \*pEr);

**Description** Print out full EVR event log on stdout.

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

Return value None

## int EvrSetPulseMap(volatile struct MrfErRegs \*pEr, int ram, int code, int trig, int set, int clear);

**Description** Set up pulse generators for event codes.

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int ram Number of mapping RAM: 0 or 1

int code Event code affected

int trig 0: no change

1: Trigger pulse generator from event code

int set 0: no change

1: Set pulse high with this event code

int clear 0: no change

1: Pull pulse low with this event code

Return value None

## int EvrClearPulseMap(volatile struct MrfErRegs \*pEr, int ram, int code, int trig, int set, int clear);

**Description** Set up pulse generators for event codes.

Välitalontie 83 C, Fl-00660 Helsinki, Finland

**Document:** cPCI-EVR-2x0\_3.doc

**Page:** 28 of 36

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int ram Number of mapping RAM: 0 or 1

int code Event code affected

int trig 0: no change

1: Don't trigger pulse generator from this

event code

int set 0: no change

1: Don't set pulse high with this event code

int clear 0: no change

1: Don't pull pulse low with this event code

Return value None

## int EvrSetPulseParams(volatile struct MrfErRegs \*pEr, int pulse, int presc, int delay, int width);

**Description** Set pulse generator parameters.

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int pulse Number of pulse generator 0-9

int presc Prescaler value int delay Delay Value int width Width Value

**Return value** Returns 0 on success, -1 on error

#### void EvrDumpPulses(volatile struct MrfErRegs \*pEr, int pulses);

**Description** Dump EVR pulse generator settings.

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int pulses Number of pulse generators to dump

Return value None

# int EvrSetPulseProperties(volatile struct MrfErRegs \*pEr, int pulse, int polarity, int map\_reset\_ena, int map\_set\_ena, int map\_trigger\_ena, int enable);

**Description** Set pulse generator properties.

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int pulse Number of pulse generator 0-9

int polarity 0: normal polarity

1: inverted polarity

int map\_reset\_ena 0: disable reset input

1: enable reset input 0: disable set input

int map\_set\_ena 0: disable set input 1: enable set input

int map\_trigger\_ena 0: disable trigger input



**Page:** 29 of 36

1: enable trigger input
0: pulse output disabled
1: pulse output enabled

**Return value** Returns 0 on success, -1 on error

## int EvrSetUnivOutMap(volatile struct MrfErRegs \*pEr, int output, int map);

**Description** Set up universal output mappings.

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int output Universal Output number

int map Signal mapping (see erapi.h for details)

**Return value** Returns 0 on success, -1 on error

## void EvrDumpUnivOutMap(volatile struct MrfErRegs \*pEr, int outputs);

**Description** Dump EVR Universal output mappings.

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int outputs Number of outputs to dump

Return value None

## int EvrSetFPOutMap(volatile struct MrfErRegs \*pEr, int output, int map);

**Description** Set up front panel output mappings.

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int output Front Panel Output number

int map Signal mapping (see erapi.h for details)

**Return value** Returns 0 on success, -1 on error

### void EvrDumpFPOutMap(volatile struct MrfErRegs \*pEr, int outputs);

**Description** Dump EVR Front panel output mappings.

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int outputs Number of outputs to dump

Return value None

## int EvrSetTBOutMap(volatile struct MrfErRegs \*pEr, int output, int map);

**Description**Parameters
Volatile struct MrfErRegs \*pEr
Set up Transition board output mappings.
Pointer to memory mapped EVR register



Välitalontie 83 C. FI-00660 Helsinki. Finland

**Document:** cPCI-EVR-2x0\_3.doc

**Page:** 30 of 36

base.

int output Transition Board Output number int map Signal mapping (see erapi.h for details)

Return value Returns 0 on success, -1 on error

#### void EvrDumpTBOutMap(volatile struct MrfErRegs \*pEr, int outputs);

Dump EVR Transition board output Description

mappings.

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

Number of outputs to dump int outputs

Return value None

#### void EvrlrqAssignHandler(volatile struct MrfErRegs \*pEr, int fd, void (\*handler)(int));

Description Assign EVR interrupt handler.

Pointer to memory mapped EVR register **Parameters** volatile struct MrfErRegs \*pEr

base.

int fd File descriptor returned by EvrOpen void (\*handler)(int) Pointer to interrupt handler function

None Return value

### int EvrlrgEnable(volatile struct MrfErRegs \*pEr, int mask);

Enable EVR interrupts. Description

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int mask Interrupt mask (see erapi.h) for mask bits.

Returns mask read back from EVR. Return value

## int EvrGetIrgFlags(volatile struct MrfErRegs \*pEr);

Get EVR interrupt flags. Description

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

Returns EVR interrupt flags. Return value

### int EvrClearlrgFlags(volatile struct MrfErRegs \*pEr, int mask);

**Description** Clears EVR interrupt flags.

Pointer to memory mapped EVR register **Parameters** volatile struct MrfErRegs \*pEr

Interrupt clear mask (see erapi.h) for flag int mask

bits.

Return value Returns flags read back from EVR.



**Page:** 31 of 36

#### void EvrIrqHandled(int fd);

**Description** Function to call at the end of interrupt

handler function.

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int fd File descriptor returned by EvrOpen

Return value None

#### int EvrSetPulseIrqMap(volatile struct MrfErRegs \*pEr, int map);

**Description** Set up interrupt mappings.

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int map Signal mapping (see erapi.h for details)

**Return value** Returns 0 on success, -1 on error

## int EvrUnivDlyEnable(volatile struct MrfErRegs \*pEr, int dlymod, int enable);

**Description** Enable/disable UNIV-LVPECL-DLY output.

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int dlymod Number of UNIV-LVPECL-DLY module:

0 – module in slot #1 (UNIV0/1) 1 – module in slot #2 (UNIV2/3)

int enable 0 – disable module output

 $1-enable\ module\ output$ 

**Return value** Returns 0 on success, -1 on error

## int EvrUnivDlySetDelay(volatile struct MrfErRegs \*pEr, int dlymod, int dly0, int dly1);

**Description** Enable/disable UNIV-LVPECL-DLY output.

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int dlymod Number of UNIV-LVPECL-DLY module:

0 – module in slot #1 (UNIV0/1) 1 – module in slot #2 (UNIV2/3)

int dly0 Delay value for output 0/2:

0 – shortest delay

1023 – longest delay (approx. 9-10 ps/step)

int dly01 Delay value for output 1/3:

0 – shortest delay

1023 – longest delay (approx. 9-10 ps/step)

**Return value** Returns 0 on success, -1 on error



Välitalontie 83 C. FI-00660 Helsinki, Finland

**Document:** cPCI-EVR-2x0\_3.doc

**Page:** 32 of 36

#### int EvrSetFracDiv(volatile struct MrfErRegs \*pEr, int fracdiv);

Set fractional divider control word which **Description** 

provides reference frequency for receiver.

Pointer to memory mapped EVR register **Parameters** volatile struct MrfErRegs \*pEr

base.

Fractional divider control word int fracdiv

Return value Returns control word written

#### int EvrGetFracDiv(volatile struct MrfErRegs \*pEr);

Description Get fractional divider control word which

provides reference frequency for receiver.

volatile struct MrfErRegs \*pEr **Parameters** Pointer to memory mapped EVR register

Return value Returns control word

#### int EvrSetDBufMode(volatile struct MrfErRegs \*pEr, int enable);

Description Enable/disable data buffer mode. When data

> buffer mode is enabled every other distributed bus byte is reserved for data transmission thus the distributed bus

bandwidth is halved.

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

0 – disable data buffer mode int enable

1 – enable data buffer mode

Data buffer status (see Receive Data Buffer Return value

Control and Status Register on page 15 for

bit definitions).

## int EvrGetDBufStatus(volatile struct MrfErRegs \*pEr);

Get data buffer mode. When data buffer **Description** 

> mode is enabled every other distributed bus byte is reserved for data transmission thus the

distributed bus bandwidth is halved.

volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register **Parameters** 

base.

Return value Data buffer status (see Receive Data Buffer

Control and Status Register on page 15 for

bit definitions).

### int EvrReceiveDBuf(volatile struct MrfErRegs \*pEr, int enable);

**Description** Enable reception of data buffer. After

reception of a data buffer further reception is

disabled until re-enabled by software.

Välitalontie 83 C. FI-00660 Helsinki, Finland

**Document:** cPCI-EVR-2x0\_3.doc

**Page:** 33 of 36

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int enable 0 – disable data buffer reception.

1 – enable data buffer reception

**Return value** Data buffer status (see Receive Data Buffer

Control and Status Register on page 15 for

definitions).

int EvrGetDBuf(volatile struct MrfErRegs \*pEr, char \*dbuf, int size);

**Description** Receive data buffer data.

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

char \*dbuf Pointer to local data buffer

int size Size of dbuf buffer.

**Return value** Size of received buffer.

-1 on error (no buffer received, local buffer

too small or checksum error)

int EvrSetTimestampDivider(volatile struct MrfErRegs \*pEr, int div);

**Description** Set timestamp counter divider

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int div Timestamp divider value:

0 – count timestamp events (or use DBUS4

as clock)

1 to 65535 – count at event clock/value rate

Return value Return divider value.

int EvrSetTimestampDBus(volatile struct MrfErRegs \*pEr, int enable);

**Description** Control timestamp counter count from

distributed bus bit 4 (DBUS4).

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int enable 0 – disable counting from DBUS4

1 – enable timestamp counting from DBUS4.

Note: Timestamp counter has to be 0.

Return value

int EvrGetTimestampCounter(volatile struct MrfErRegs \*pEr);

**Description** Get Timestamp Counter value

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

**Return value** Timestamp Counter value



Välitalontie 83 C, FI-00660 Helsinki, Finland

**Document:** cPCI-EVR-2x0\_3.doc

**Page:** 34 of 36

#### int EvrGetSecondsCounter(volatile struct MrfErRegs \*pEr);

**Description** Get Timestamp Seconds Counter value

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

**Return value** Timestamp Seconds Counter value

#### int EvrGetTimestampLatch(volatile struct MrfErRegs \*pEr);

**Description** Get Timestamp Latch value

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

**Return value** Timestamp Latch value

### int EvrGetSecondsLatch(volatile struct MrfErRegs \*pEr);

**Description** Get Timestamp Seconds Latch value

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

**Return value** Timestamp Seconds Latch value

#### int EvrSetPrescaler(volatile struct MrfErRegs \*pEr, int presc, int div);

**Description** Set prescaler divider

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int presc Number of prescaler int div Prescaler divider value:

1 to 65535 – count at event clock/value rate

**Return value** Return divider value.

## int EvrSetExtEvent(volatile struct MrfErRegs \*pEr, int ttlin, int code, int edge\_enable, int level\_enable);

**Description** Set external event code

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int ttlin Number of front panel input: 0, 1

int code Event code to generate on detected edge/level

int edge\_enable 0 – disable

1 – enable events on active edge

int level\_enable 0 - disable

1 – enable sending out event every 1 us on

active level

**Return value** 0 – successful

-1 – error



Välitalontie 83 C, FI-00660 Helsinki, Finland

**Document:** cPCI-EVR-2x0\_3.doc

**Page:** 35 of 36

## int EvrSetBackEvent(volatile struct MrfErRegs \*pEr, int ttlin, int code, int edge\_enable, int level\_enable);

**Description** Set backwards event code

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int ttlin Number of front panel input: 0, 1

int code Event code to send out on detected edge/level

int edge\_enable 0 – disable

1 – enable events on active edge

int level\_enable 0 - disable

1 – enable sending out event every 1 us on

active level

**Return value** 0 – successful

-1 – error

## int EvrSetExtEdgeSensitivity(volatile struct MrfErRegs \*pEr, int ttlin, int edge);

**Description** Set external input edge sensitivity

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int ttlin Number of front panel input: 0, 1

int edge 0 – detect rising edges

1 – detect falling edges

**Return value** 0 – successful

-1 – error

## int EvrSetExtLevelSensitivity(volatile struct MrfErRegs \*pEr, int ttlin, int level);

**Description** Set external input edge sensitivity

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int ttlin

Number of front panel input: 0, 1
int level

0 – detect high level (active high)
1 – detect low level (active low)

**Return value** 0 – successful

-1 – error

### int EvrSetTxDBufMode(volatile struct MrfErRegs \*pEr, int enable);

**Description** Enable/disable transmitter data buffer mode.

When data buffer mode is enabled every other distributed bus byte is reserved for data

transmission thus the distributed bus

bandwidth is halved.

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

int enable 0 – disable transmitter data buffer mode

1 – enable transmitter data buffer mode

**Page:** 36 of 36

**Return value** Transmit data buffer status (see Transmit

Data Buffer Control Register on page 16 for

bit definitions).

int EvrGetTxDBufStatus(volatile struct MrfErRegs \*pEr);

**Description** Get transmit data buffer status. When data

buffer mode is enabled every other distributed bus byte is reserved for data transmission thus the distributed bus

bandwidth is halved.

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

**Return value** Transmit data buffer status (see Transmit

Data Buffer Control Register on page 16 for

bit definitions).

int EvrSendTxDBuf(volatile struct MrfErRegs \*pEr, char \*dbuf, int size);

**Description** Get transmit data buffer status. When data

buffer mode is enabled every other distributed bus byte is reserved for data transmission thus the distributed bus

bandwidth is halved.

**Parameters** volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

char \*dbuf Pointer to local data buffer

int size Size of data in bytes to be transmitted:

4, 8, 12, ..., 2048.

**Return value** Size of buffer being sent.

-1 on error.

int EvrGetFormFactor(volatile struct MrfErRegs \*pEr);

**Description** Get form factor code from EVR.

Parameters volatile struct MrfErRegs \*pEr Pointer to memory mapped EVR register

base.

**Return value** Form factor. See FPGA Firmware Version

Register on page 16 for details.