Asthony Frazier

- 821 40 28 01 8 9771 1. Consider a 64-bit architecture machine where physical memory is 32GB.
 - a. If we would like to run processes as big as 128GB how many bits would be required for the logical address? 2.60 = 2.20386.45
- b. If we are using pages of size 16KB, how many bits are needed for displacement into a 24:3 M) 16 KB 22 14 B
- If a single level page table is used, what is the maximum number of entries in this entics 1224 table? fote1386 its- posesize 146 its 24 ပ
- 23 400 813.

418 W.M Se of

- d. What is the size of this single level page table in terms of 16KB pages? If you want is the size of this single level page table is used and the outer page table is an 16KB page, how many entries does it contain, maximally?

 How many bits of the logical address are used to specify an index into the inner page table?
- 1416:4g 1=W-W-82 N/X 0) (page of page table)?
- (TLB). The hit ratio is 95% meaning the page table entry will be found in TLB 95% of the time. The normal memory access time is t = 2.0 microseconds whereas TLB access is 0.4 Consider a paging system where the page table is stored in the translation look aside buffer EAT= (1+E) Q + (2+E) (1-Q) microseconds. ri
- When calculating the effective paged memory access time, why is the cost of a TLB miss the sum of TLB access time plus normal memory access time?

If we consider only swap-in/swap-out time and if swap-in-time 20 milliseconds and swap-out-time = 18 milliseconds, and, on the average, 80% of the pages are dirty, what is the effective page fault service time? ض