## ﻿CS 6354: Graduate Computer Architecture

## Afsara Benazir (hys4qm)

The output of the code is similar to the folders provided in output\_files. This is the link to the generated output: <https://github.com/afsara-ben/Computer-Architecture/tree/main/HW5/resources-hw5/output_files>

(Link is given because of shortage of space.)

**﻿Cache design space exploration**

Keeping the cache size constant (16KB), ﻿In terms of associativity, we explore 1-way (direct-mapped), 4-way, 8-way, 16-way, and 32-way. In terms of block size, we explore 128B, 256B, 512B.

﻿The CPI stall for a cache design X (i.e., combination of cache size, associativity, and block size), is the geometric mean of CPI stall numbers on the 4 trace files provided.

The results are show in graphs below. We notice that CPI\_stall increases with increase in # ways. As the block size increases, CPI\_stall decreases.

The rate of variance in CPI\_stall is more prominent as the block size increases: in block size 64, CPI\_stall is constant across any associativity, whereas in block\_size 512, the CPI\_stall varies from 42 to 85.

Multiple good choices of cache design can exist – among them (1,4 8) way and block size 512 cache design seems to be an optimal choice, considering CPI\_stall as the sole deciding metric.

A graph of a graph showing different sizes of blue bars

Description automatically generated with medium confidence

A graph of a graph with numbers and a number

Description automatically generated with medium confidenceA graph of a graph showing a number of different designs

Description automatically generated with medium confidence

A graph with a line

Description automatically generated

Exceptions:

With a block size of 2048, the CPI\_stall varies from 62-125 in (1,4,8) way associativity.