

WEEK 1

INTERNSHIP UNDER DR GS JAVED SIR

INTERN NAME - AFZAL MALIK

COLLEGE/UNIVERSITY – ZAKIR HUSAIN COLLEGE OF ENGG. & TECH.
ALIGARH MUSLIM UNIVERSITY

COURSE- BACHELOR OF TECHNOLOGY (ELECTRONICS ENGG.)

YEAR – SECOND

WEEK 1 INTERNSHIP PLAN

- To be able to perform .dc /.op / .tran Simulations
- To design Common Source and Common Drain Amplifier (Used Gm over Id Method)

SOFTWARE USED : LT Spice , MS Excel

BASIC CIRCUIT SIMULATIONS

.DC , .OP AND .TRAN SIMULATION OF
BASIC CIRCUITS USING LT SPICE

DESIGN OF COMMON SOURCE AMPLIFIER (USING GM OVER ID METHOD)

PARAMETER CHARTS

IN ORDER TO DESIGN AN AMPLIFIER USING GM OVER ID METHODOLOGY WE REQUIRE PARAMETER CHARTS :

a) Primary Charts

- 1) G_m/G_{ds} vs G_m/I_d
- 2) I_d/W vs G_m/I_d
- 3) f_t vs G_m/I_d

b) Secondary Charts


- 1) C_{gd}/C_{gg} vs G_m/I_d
- 2) C_{dd}/C_{gg} vs G_m/I_d

Plotting Parameter Charts

USING LT SPICE AND MS EXCEL

MODEL FILE : 180n

LT SPICE SETUP TO PLOT CHARTS FOR NMOS



.op

**.include tsmc180.txt
;.dc vgs 0 1.8 10m**

.step param wn 0.18u 20u 0.18u

.param wn=0.18u

AFTER MAKING THE SETUP IN LT SPICE

I_d vs V_{gs} is plotted by sweeping v_{gs} from 0 to 1.8 V

$G_m [d(I_d(M1))] vs V_{gs}$ is plotted by sweeping v_{gs} from 0 to 1.8 V

I_d vs V_{ds} is plotted by sweeping v_{ds} from 0 to 1.8 V

$G_{ds} [d(I_d(M1))] vs V_{ds}$ is plotted by sweeping v_{gs} from 0 to 1.8 V


All this data is transferred in MS Excel and then

$G_m/G_{ds} vs G_m/I_d$ is plotted


$I_d/W vs G_m/I_d$ is plotted

Hence , we got two of the parameter charts that are required to design **Common Source Amplifier**


PLOT OF G_m/G_{ds} vs G_m/I_d




PLOT OF I_d/W vs G_m/I_d




LT SPICE SETUP TO PLOT CHARTS FOR PMOS



Gm/Gds vs Gm/Id



PLOT OF I_d/W vs G_m/I_d



COMMON SOURCE AMPLIFIER

USING NMOS AND PASSIVE LOAD

MODEL FILE : 180n

SPECIFICATIONS

GBW=800MHz , VDD=1.8V , L=0.36u

CALCULATIONS

GBW=800MHz , L=0.36u , Vdd=1.8V, Model file = 180n

Let GAIN (A) = 10

$$f(-3\text{db}) = \frac{GBW}{Gain} = 80\text{MHz}$$

let $C_L = 5\text{pF}$

$$\text{USING } f(-3\text{db}) = \frac{1}{2\pi R_{out} C_L}$$

$R_{out} = 397.88 \text{ ohm}$

Now , Gain (A) = $G_m R_{out}$

$G_m = 25.1 \text{ mS}$

Now , Let $G_m/I_d = 10.2$

$I_d = 2.46 \text{ mA}$

(From NMOS Parameter Charts)

$G_m/G_{ds} = 69.9$

$G_{ds} = 359 \text{ uS}$

AS $R_o = 1/G_{ds}$,

$R_o = 2785 \text{ ohm}$

(From NMOS Parameter Charts)

$I_d/W = 13.6$

$W = 180\text{u}$

CALCULATIONS

Now $R_{out} = R_o \parallel R_L$

$$R_L = \frac{R_o * R_{out}}{(R_o - R_{out})}$$

$$R_L = 464.197 \text{ ohms}$$

Now, V_{gs} is calculated from G_m/I_d vs V_{gs} Curve in LT Spice

For , $G_m/I_d = 10.2$

$$V_{gs} = 702\text{mV} = 0.702\text{V}$$

SCHEMATIC IN LT SPICE

COMMON SOURCE AMPLIFIER DESIGNED USING GM OVER ID METHOD USING NMOS AND RESISTOR
for GBW = 800MHz


(SPECIFICATIONS)

GAIN = 10

FREQUENCY (-3DB)=80MHz

load capacitance=5pF

vdd=1.8V



.OP ANALYSIS IN LT SPICE



* C:\Users\afzal\Documents\@AFZAL\professional works\bangalore internship\gmidm

--- Operating Point ---


V(vout) :	0.421546	voltage
V(vgs) :	0.702	voltage
V(vdd) :	1.8	voltage
Id(M1) :	0.00296954	device_current
Ig(M1) :	0	device_current
Ib(M1) :	-4.31546e-013	device_current
Is(M1) :	-0.00296954	device_current
I(C1) :	2.10773e-024	device_current
I(R1) :	0.00296954	device_current
I(Vgs) :	0	device_current
I(Vdd) :	-0.00296954	device_current

* C:\Users\afzal\Documents\@AFZAL\professional works\bangalore internship\gmidmethod\error_free_Ris1.5k_Ris1... X


--- Transfer Function ---

Transfer_function:	-10.2737	transfer
vgs#Input_impedance:	1e+020	impedance
output_impedance_at_V(vout):	382.623	impedance

TRANSIENT ANALYSIS IN LT SPICE



FREQUENCY RESPONSE IN LT SPICE



SIMULATIONS RESULT

Name:	m1
Model:	nmos
Id:	2.97e-03
Vgs:	7.02e-01
Vds:	4.22e-01
Vbs:	0.00e+00
Vth:	4.64e-01
Vdsat:	1.81e-01
Gm:	2.69e-02
Gds:	4.59e-04
Gmb:	7.02e-03
Cbd:	0.00e+00
Cbs:	0.00e+00
Cgsov:	1.39e-13

GBW=837MHz

Gain= 10.2737

COMMON SOURCE AMPLIFIER

USING PMOS AND PASSIVE LOAD

MODEL FILE : 180n

SPECIFICATIONS

GBW=800MHz , VDD=1.8V , L=0.36u

CALCULATIONS

GBW=800MHz , L=0.36u , Vs=1.8V, Model file = 180n

Let GAIN (A) = 10

$$f(-3\text{db}) = \frac{GBW}{Gain} = 80\text{MHz}$$

let $C_L = 5\text{pF}$

$$\text{USING } f(-3\text{db}) = \frac{1}{2\pi R_{out} C_L}$$

$R_{out} = 397.88 \text{ ohm}$

Now , GAIN (A) = $G_m R_{out}$

$G_m = 25.1 \text{ mS}$

Now , Let $G_m/I_d = 10.2$

$I_d = 2.46 \text{ mA}$

(From NMOS Parameter Charts)

$G_m/G_{ds} = 72.2$

$G_{ds} = 347.64 \text{ uS}$

AS $R_o = 1/G_{ds}$,

$R_o = 2876.5 \text{ ohm}$

(From NMOS Parameter Charts)

$I_d/W = 3.3$

$W = 745\text{u}$

CALCULATIONS

Now $R_{out} = R_o \parallel R_L$

$$R_L = \frac{R_o * R_{out}}{(R_o - R_{out})}$$


$$R_L = 461.75 \text{ ohms}$$

Now, V_{gs} is calculated from G_m/I_d vs V_{gs} Curve in LT Spice

For , $G_m/I_d = 10.2$

$$V_g = 1.1V$$

SCHEMATIC IN LT SPICE



* C:\Users\afzal\Documents\@AFZAL\professional works\banglore internship\gmidmetf

--- Operating Point ---


V(vg) :	1.147	voltage
V(vs) :	1.8	voltage
V(vout) :	1.16995	voltage
Id(M1) :	-0.00253372	device_current
Ig(M1) :	-0	device_current
Ib(M1) :	6.40054e-013	device_current
Is(M1) :	0.00253372	device_current
I(C2) :	5.84973e-024	device_current
I(R) :	0.00253372	device_current
I(Vs) :	-0.00253372	device_current
I(Vg) :	0	device_current

 * C:\Users\afzal\Documents\@AFZAL\professional works\banglore internship\gmidmethod\error_free_Ris1.


--- Transfer Function ---

Transfer_function:	-10.7566	transfer
vg#Input_impedance:	1e+020	impedance
output_impedance_at_V(vout):	416.704	impedance

TRANSIENT ANALYSIS IN LT SPICE



FREQUENCY RESPONSE IN LT SPICE



SIMULATIONS RESULT

```

          --- BSIM3 MOSFETS ---
Name:      m1
Model:     pmos
Id:        -2.53e-03
Vgs:       -6.53e-01
Vds:       -6.30e-01
Vbs:       0.00e+00
Vth:       -4.73e-01
Vdsat:     -1.67e-01
Gm:        2.58e-02
Gds:       2.34e-04
Gmb        8.22e-03
Cbd:       0.00e+00
Cbs:       0.00e+00
Cgsow:     5.30e-13

```

GBW=763MHz

Gain= 10.756

COMMON DRAIN AMPLIFIER (SOURCE FOLLOWER)

USING NMOS AND RESISTANCE

MODEL FILE : 180n

SPECIFICATIONS

VDD=1.8V , L=0.36 μ , GAIN(A)=0.95
Rout=50 ohm, C_L = 5pf

CALCULATIONS

VDD=1.8V , L=0.36u , GAIN(A)=0.95

Rout=50 ohm, C_L = 5pf

Using $B.W = \frac{1}{2\pi R_{out} C_L}$ BW= 636.61MHz

Now , $Gain (A) = \frac{(R_s || R_o)}{(R_s || R_o) + 1/G_m}$ and $R_{out} = 1/G_m || R_o || R_s$

On solving both the equation , we get
G_m=19mS (R_s||R_o)=1000 ohm

Now , let G_m/I_d = 15.1 I_d=1.26mA
G_m/G_{ds} = 38.2 G_{ds}=497uS R_o=2.012 K ohm

And hence , R_s=1.988 K ohm (by further inspection taken as 720 ohm)

V_{gs} = 0.543V V_g = v_{gs} + v_s =1.443 V

I_d/W=5.65 W=223u

SCHEMATIC IN LT SPICE

COMMON DRAIN AMPLIFIER DESIGNED USING GM OVER ID METHOD USING NMOS AND RESISTOR

(SPECIFICATIONS)


GAIN = 0.95

Output Impedance = 50 ohm

load capacitance=5pF

vdd=1.8V

```
.include tsmc180.txt
.op
.tf V(vout) vgs
;tran 5m
;.dc vgs 0 1 1m
;ac dec 100 1meg 100G
```



--- Operating Point ---

V(vdd) :	1.8	voltage
V(vgs) :	1.443	voltage
V(vout) :	0.841677	voltage
Id(M1) :	0.001169	device_current
Ig(M1) :	0	device_current
Ib(M1) :	-9.68323e-013	device_current
Is(M1) :	-0.001169	device_current
I(C1) :	4.20838e-024	device_current
I(R1) :	0.001169	device_current
I(Vgs) :	0	device_current
I(Vdd) :	-0.001169	device_current

Semiconductor Device Operating Points:


--- BSIM3 MOSFETS ---

Name:	m1
Model:	nmos
Id:	1.17e-03
Vgs:	6.01e-01
Vds:	9.58e-01
Vbs:	0.00e+00
Vth:	4.63e-01
Vdsat:	1.08e-01
Gm:	1.82e-02
Gds:	1.52e-04
Gmb	4.78e-03
Cbd:	0.00e+00
Cbs:	0.00e+00
Cgsov:	1.72e-13


--- Transfer Function ---

Transfer_function:	0.921846	transfer
vgs#Input_impedance:	1e+020	impedance
output_impedance_at_V(vout):	50.716	impedance

TRANSIENT ANALYSIS IN LT SPICE



FREQUENCY RESPONSE IN LT SPICE





Feedback I got

Specifications are not exactly matching with simulations ,
W/L ratio is very high , so now I have to redesign them by
making slight modification in design approach



THANK YOU