# WEEK 3

#### INTERNSHIP UNDER DR GS JAVED SIR

INTERN NAME - AFZAL MALIK

COLLEGE/UNIVERSITY - ZAKIR HUSAIN COLLEGE OF ENGG. & TECH. ALIGARH MUSLIM UNIVERSITY

**COURSE** - BACHELOR OF TECHNOLOGY (ELECTRONICS ENGG.)

YEAR - SECOND

### WEEK 3 INTERNSHIP TASK

- Differential Pair simulation
- Current Mirror simulation

NOTE: DESIGN CONSTRAINT IS TO USE UNIT DEVICES

**SOFTWARE USED**: LT Spice

### SIMPLE CURRENT MIRROR

DESIGN AND SIMULATION USING LT SPICE


MODEL FILE: 180n

**SPECIFICATIONS** 

Iref=50uA is used for Id(M2) =500uA

#### SIMPLE CURRENT MIRROR (IDEAL CURRENT SOURCE AS REFERENCE)

**SPECIFICATION: Iref=50uA** 



Semiconductor	Device	Operati	.ng I	?oi	.nt:
			BSIN	13	MO

Name:	m2	m1
Model:	nmos	nmos
Id:	5.00e-04	5.00e-05
Vgs:	6.04e-01	6.04e-01
Vds:	6.04e-01	6.04e-01
Vbs:	0.00e+00	0.00e+00
Vth:	4.66e-01	4.66e-01
Vdsat:	1.08e-01	1.08e-01
Gm:	7.88e-03	7.88e-04
Gds:	7.33e-05	7.33e-06
<b>Gmb</b>	2.08e-03	2.08e-04
Cbd:	0.00e+00	0.00e+00
Cbs:	0.00e+00	0.00e+00
Cgsov:	7.70e-14	7.70e-15
Cgdov:	7.70e-14	7.70e-15

SPECIFICATION	SIMULATION RESULTS
Iref= Id(M1) = 50uA	Iref= Id(M1) = 50uA
Id(M2) = 500uA	Id(M2) = 500uA

### SIMPLE CURRENT MIRROR


DESIGN AND SIMULATION USING LT SPICE

MODEL FILE: 180n

**SPECIFICATIONS** 

Iref=50uA is used for Id(M2) =500uA

Note: Ideal Current Source is replaced by Diode connected PMOS



Semicond	uctor Device	Operating Po	ints:
		BSIM3	MOSFETS
Name:	m3	m2	<b>m1</b>
Model:	pmos	nmos	nmos
Id:	-5.00e-05	5.00e-04	5.00e-05
Vgs:	-1.20e+00	6.04e-01	6.04e-01
Vds:	-1.20e+00	6.03e-01	6.04e-01
Vbs:	0.00e+00	0.00e+00	0.00e+00
Vth:	-4.67e-01	4.66e-01	4.66e-01
Vdsat:	-5.49e-01	1.08e-01	1.08e-01
Gm:	1.18e-04	7.89e-03	7.89e-04
Gds:	3.58e-06	7.34e-05	7.33e-06
Gmb	3.87e-05	2.08e-03	2.08e-04
Cbd:	0.00e+00	0.00e+00	0.00e+00
Cbs:	0.00e+00	0.00e+00	0.00e+00
Cgsov:	8.45e-16	7.70e-14	7.70e-15
Cgdov:	8.45e-16	7.70e-14	7.70e-15
G	2 44 - 40	2 22- 10	2 22- 40

SPECIFICATION	SIMULATION RESULTS
Iref= Id(M1) = 50uA Id(M3) = 50uA	Iref= Id(M1) = 50uA Id(M3) = 50uA
Id(M2) = 500uA	Id(M2) = 500uA


# CASCODE CURRENT MIRROR

DESIGN AND SIMULATION USING LT SPICE

MODEL FILE: 180n

**SPECIFICATIONS** 

Iref=50uA is used for Id(M2) =500uA



Semiconductor Device Operating Points:						
BSIM3 MOSFETS						
Name:	m5	<b>m4</b>	m2	m1		
Model:	nmos	nmos	nmos	nmos		
Id:	5.00e-05	5.00e-04	5.00e-04	5.00e-05		
Vgs:	7.46e-01	7.43e-01	6.04e-01	6.04e-01		
Vds:	7.46e-01	1.19e+00	6.07e-01	6.04e-01		
Vbs:	-6.04e-01	-6.07e-01	0.00e+00	0.00e+00		
Vth:	6.21e-01	6.22e-01	4.66e-01	4.66e-01		
Vdsat:	1.13e-01	1.10e-01	1.08e-01	1.08e-01		
Gm:	8.05e-04	8.09e-03	7.89e-03	7.88e-04		
Gds:	7.36e-06	6.76e-05	7.32e-05	7.33e-06		
Gmb	1.75e-04	1.75e-03	2.08e-03	2.08e-04		
Cbd:	0.00e+00	0.00e+00	0.00e+00	0.00e+00		
Cbs:	0.00e+00	0.00e+00	0.00e+00	0.00e+00		
Cgsov:	7.70e-15	7.70e-14	7.70e-14	7.70e-15		
Cgdov:	7.70e-15	7.70e-14	7.70e-14	7.70e-15		

SPECIFICATION	SIMULATION RESULTS
Iref= 50uA	Iref= 50uA
Id(M4) = 500uA Id(M3) = 500uA	Id(M4) = 500uA Id(M3) = 500uA

# DIFFERENTIAL PAIR


DESIGN AND SIMULATION USING LT SPICE

MODEL FILE: 180n

**SPECIFICATIONS** 

GBW= 1GHz

Gain = 10 at 100 MHz frequency




Semiconductor Device Operating Points:						
	BSIM3 MOSFETS					
Name:	m7	m4	m2	m5	m6	
Model:	pmos	pmos	pmos	nmos	nmos	
Id:	-7.72e-05	-1.87e-04	-1.87e-04	3.74e-04	7.72e-05	
Vgs:	-1.17e+00	-6.90e-01	-6.90e-01	6.33e-01	6.33e-01	
Vds:	-1.17e+00	-5.16e-01	-5.16e-01	4.05e-01	6.33e-01	
Vbs:	0.00e+00	0.00e+00	0.00e+00	0.00e+00	0.00e+00	
Vth:	-4.70e-01	-4.73e-01	-4.73e-01	4.66e-01	4.66e-01	
Vdsat:	-5.31e-01	-1.91e-01	-1.91e-01	1.29e-01	1.29e-01	
Gm:	1.90e-04	1.59e-03	1.59e-03	5.06e-03	1.04e-03	
Gds:	5.53e-06	1.80e-05	1.80e-05	6.17e-05	1.01e-05	
Gmb	6.23e-05	5.06e-04	5.06e-04	1.33e-03	2.73e-04	
Cbd:	0.00e+00	0.00e+00	0.00e+00	0.00e+00	0.00e+00	
Cbs:	0.00e+00	0.00e+00	0.00e+00	0.00e+00	0.00e+00	
Cgsov:	1.42e-15	2.84e-14	2.84e-14	3.85e-14	7.70e-15	
Cgdov:	1.42e-15	2.84e-14	2.84e-14	3.85e-14	7.70e-15	
Cgbov:	3.11e-19	1.24e-18	1.24e-18	1.66e-18	3.33e-19	
dQgdVgb:	7.26e-15	1.45e-13	1.45e-13	1.94e-13	3.88e-14	
dQgdVdb:	-1.42e-15	-2.85e-14	-2.85e-14	-3.86e-14	-7.70e-15	
dQgdVsb:	-5.77e-15	-1.13e-13	-1.13e-13	-1.47e-13	-2.93e-14	
dQddVgb:	-3.17e-15	-6.33e-14	-6.33e-14	-8.49e-14	-1.70e-14	

1		_	
I	lame :	m3	m1
M	Model:	nmos	nmos
Į	ld:	1.87e-04	1.87e-04
V	7gs :	7.45e-01	7.45e-01
Į۷	7ds :	8.79e-01	8.79e-01
Ţ	7bs:	-4.05e-01	-4.05e-01
V	7th:	5.74e-01	5.74e-01
V	dsat:	1.43e-01	1.43e-01
G	}m:	2.34e-03	2.34e-03
G	ds:	2.20e-05	2.20e-05
G	mb	5.35e-04	5.35e-04
c	bd:	0.00e+00	0.00e+00
c	lbs:	0.00e+00	0.00e+00
	gsov:	1.54e-14	1.54e-14
c	gdov:	1.54e-14	1.54e-14
C	gbov:	6.66e-19	6.66e-19
Ò	iQgdVgb:	7.69e-14	7.69e-14


```
--- Transfer Function ---

Transfer_function: -58.5197 transfer
vin1#Input_impedance: 1e+020 impedance
output_impedance_at_V(vout1,vout2): 50022.3 impedance
```


#### **FREQUENCY RESPONSE**



#### **FREQUENCY RESPONSE**



#### TRANSIENT ANALYSIS



If 10mV signal is given at 100MHz then we can observe from here Gain is nearly 10

SPECIFICATION	SIMULATION RESULTS
GBW=1GHz	GBW=1.09GHz
Gain 10 at 100MHz	Gain 10.647 at 100MHz

# THANK YOU