FIR FILTER USING MAC

VERILOG CODE

```
8 BIT REGISTER
    timescale 1ns / 1ps

module REGISTER(out,din,clk,ld);
input [7:0]din;
output reg [7:0]out;
input clk,ld;

always @(posedge clk) begin
    if (ld)
        out <= din;
end
endmodule</pre>
```

```
TOP MODULE
     `timescale 1ns / 1ps
 3  module FILTER_TOP(out,xn,clk,global_reset);
 4 | output [7:0] out;
    input [7:0] xn;
  6 input global_reset,clk;
     wire [7:0] p,q,r,s,t,u;
     wire [1:0] reset,ld1,ld2,wr;
     wire [1:0] add rom;
     wire [1:0] add ram;
12
     wire [7:0] data_out;
     wire [7:0] data_out_ram;
15 FSM controller(reset,ld1,ld2,wr,add_ram,add_rom,clk,global_reset);
    ROM RO1 (p,add_rom);
16
     RAM RA1 (q,xn,clk,wr,add_ram);
     REGISTER R1 (r,p,clk,ld1);
19
    REGISTER R2 (s,q,clk,ld2);
     MULTIPLIER M1 (t,r,s);
21 ADDER A1(u,t,out);
22 REGISTER_OUT R3(out,u,reset,clk);
24 \stackrel{.}{\ominus} endmodule
25
```

```
module signedadder(a,b,sum);
input signed [7:0] a;
input signed [7:0] b;
output [7:0] sum;
assign sum=a+b;
endmodule
```

```
8 BIT OUTPUT REGISTER
        `timescale 1ns / 1ps
       module REGISTER_OUT(out,din,reset,clk);
 5
       input [7:0]din;
        output reg [7:0]out;
 6
       input clk.reset;
 9 🖨
       always @(posedge clk) begin
           if(reset)
               begin
               out <=8'h00;
13 🖨
               end
14 🖨
               else out<=din;
15 🖒
        end
16 🖨
        endmodule
```

```
RAM
     `timescale 1ns / 1ps
 1
 3 □ module RAM(out,din,clk,wr,add_ram);
     output [7:0] out;
 5
    input [1:0] add_ram;
 6
    input [7:0] din;
 7
    input clk,wr;
 8
 9
    reg [7:0] MEM[2:0];
10
11 palways @(posedge clk) begin
       if (wr) begin
             MEM[add ram] <= din;</pre>
                                         // Wr
15 \(\hat{\text{\text{o}}}\) end
16
17
    assign out= MEM[add ram];
18
19 @ endmodule
```

```
ROM
 1
     `timescale 1ns / 1ps
 2
 3
     module ROM(out, add rom);
 4
 5
     input [1:0] add_rom;
 6
     output [7:0] out;
 7
 8
     reg [7:0] out;
 9
10
11
     always@(*)
12
         begin
13
         case (add_rom)
14
              2'b00: out<=8'h10;
15
              2'b01: out<=8'hC0;
16
              2'b10: out<=8'h20;
17
              endcase
18
                  end
19
20
     endmodule
```

FSM


```
timescale 1ns / 1ps
                                                                                 localparam S15 = 5'd15;
                                                                        28
                                                                                 localparam S16 = 5'd16;
        odule FSM(reset,ld1,ld2,wr,add_ram,add_rom,clk,global_reset);
                                                                        29
                                                                                 localparam S17 = 5'd17;
      input global reset;
      output reg reset;
output reg ld1,1d2;
                                                                                 req [4:0] NS;
                                                                        32
                                                                                 req [4:0] PS;
      output reg wr;
output reg [1:0] add_ram;
output reg [1:0] add_rom;
                                                                        34 ⊖
                                                                                 always@(posedge clk or posedge global_reset )
                                                                                 begin
                                                                                      if(global_reset)
          localparam S0 = 5'd0;
          localparam S1 = 5'd1;
localparam S2 = 5'd2;
                                                                                          begin
  14
                                                                        38
                                                                                          PS<=S0;
          localparam S3 = 5'd3;
localparam S4 = 5'd4;
localparam S5 = 5'd5;
                                                                                          end
                                                                        40
                                                                                      else
                                                                        41 ⊖
                                                                                          begin
          localparam S6 = 5'd6;
localparam S7 = 5'd7;
localparam S8 = 5'd8;
  18
19
20
                                                                        43 A
          localparam S9 = 5'd9;
localparam S10 = 5'd10;
localparam S11 = 5'd11;
                                                                        44 🖒
                                                                                 end
                                                                        45
                                                                        46 ⊖
                                                                                 always@(PS)
          localparam S12 = 5'd12;
localparam S13 = 5'd13;
  24
25
                                                                                 begin
reset = 0;
                                                                        47 ♀
                                                                        48
                                                                                 ld1 = 0;
ld2 = 0;
                                                                        49
         add ram = 2'd0;
52
         add_rom = 2'd0;
53
54 ⊖
56
         S0 : begin reset = 1; wr = 1; ld1 = 0; ld2 = 0; add_ram = 2'd0; NS = S1; end
57
         S1 : begin wr = 1; reset = 1; ld1 = 0; ld2 = 0; add ram = 2'd1; NS =S2; end
58
59
60
         S2 : begin wr = 1; reset = 1; ld1 = 0; ld2 = 0;add_ram = 2'd2; NS =S3; end
61
62
         S3 : begin wr = 0; add_ram = 2'd0; add_rom = 2'd0; ld1 = 1; ld2 = 1; reset = 1; NS = S4; end
63
         S4 : begin wr = 0; add ram = 2'd0; add rom = 2'd0; ld1 = 0; ld2 = 0; NS =S5; reset = 0; end
64
65
66
         S5 : begin wr = 0; reset = 1; add_ram = 2'd1; add_rom = 2'd0; ld1 = 1; ld2 =1; NS =S6; end
67
         S6 : begin wr = 0; add_ram = 2'd0; add_rom = 2'd1; reset = 0; ld1 = 1; ld2 = 1; NS =S7; end
68
69
70
        S7 : begin wr = 0; NS = S8; 1d1 = 0; 1d2 = 0; reset = 0; end
71
72
         74
         S9 : begin wr = 0; add_rom = 2'd1; add_ram = 2'd1; 1d1 = 1; 1d2 = 1; NS = S10; reset =0; end
76
         S10 : begin wr = 0; add ram = 2'd0; add rom = 2'd2; ld1 = 1; ld2 = 1; NS = S11; reset =0; end
```

26

localparam S14 = 5'd14;

```
75
76
        S10 : begin wr = 0; add_ram = 2'd0; add_rom = 2'd2; 1d1 = 1; 1d2 = 1; NS = S11; reset =0; and R
77
78
        S11 : begin wr = 0; add ram = 2'd0; ld1 = 0; ld2 = 0; NS = S12; reset =0; end
79
80
        S12 : begin wr = 0; reset = 1; add_rom = 2'd1; add_ram = 2'd2; ld1 = 1; ld2 = 1; NS =S13; end
81
       S13 : begin wr = 0; reset =0; add_rom = 2'd2; add_ram = 2'd1; ld1 = 1; ld2 = 1; NS =S14; end
82
83
84
       S14: begin wr = 0; add ram = 2'd0; Id1 = 0; Id2 = 0; NS =S15; reset =0; end
85
       S15 : begin wr = 0; reset =1; add_rom = 2'd2; add_ram = 2'd2; ld1 = 1; ld2 = 1; NS =S16; end
86
87
88
        S16 : begin wr = 0; reset = 0; add_ram = 2'd0; ld1 = 0; ld2 = 0; NS =S0; end
89
90
91 🖨
        endcase
92 🖨
        end
93
94 
arrayche endmodule
```

RTL SCHEMATIC





• <u>TESTBENCH</u>

```
`timescale 1ns / 1ps
    module FILTER_TEST_BENCH();
5
    reg [7:0] xn;
    reg clk, global_reset;
8
   wire [7:0] out;
10
11
    FILTER_TOP dut(out,xn,clk,global_reset);
12
13 | initial begin
14
       clk=1'b0;
15
16 | always #5 clk=~clk;
17
18 initial begin
19
   global reset = 1'b1;
20 | xn=8 h20;
21 #3 global_reset = 1'b0;
22
    #7 xn=8'h10;
23
    #10 xn=8'h08:
24 #200 $finish;
25
```

SIMULATION RESULTS

	xn	hn
1	00100000 //0.25	00010000 //0.125
2	00010000 //0.125	11000000 //-0.5
3	00001000 //0.0625	00100000 //0.25





OUTPUT	
Y [0]	0.03125 (00000100)
Y [1]	-0.109375 (11110010)
Y [2]	0.0078125 (00000001)
Y [3]	0 (0000000)
Y [4]	0.015625 (00000010)

• FPGA IMPLEMENTATION RESULTS

