

## FIR FILTER USING MAC

- VERILOG CODE

### 8 BIT REGISTER

```
`timescale 1ns / 1ps

module REGISTER(out,din,clk,ld);
input [7:0]din;
output reg [7:0]out;
input clk,ld;

always @(posedge clk) begin
    if (ld)
        out <= din;
end
endmodule
```

### 8 BIT SIGNED ADDER

```
module signedadder(a,b,sum);
input signed [7:0] a;
input signed [7:0] b;
output [7:0] sum;
assign sum=a+b;
endmodule
```

### TOP MODULE

```
1 `timescale 1ns / 1ps
2
3 module FILTER_TOP(out,xn,clk,global_reset);
4 output [7:0] out;
5 input [7:0] xn;
6 input global_reset,clk;
7
8 wire [7:0] p,q,r,s,t,u;
9 wire [1:0] reset,ld1,ld2,wr;
10 wire [1:0] add_rom;
11 wire [1:0] add_ram;
12 wire [7:0] data_out;
13 wire [7:0] data_out_ram;
14
15 FSM_controller(reset,ld1,ld2,wr,add_ram,add_rom,clk,global_reset);
16 ROM R01 (p,add_rom);
17 RAM RA1 (q,xn,clk,wr,add_ram);
18 REGISTER R1 (r,p,clk,ld1);
19 REGISTER R2 (s,q,clk,ld2);
20 MULTIPLIER M1 (t,r,s);
21 ADDER A1(u,t,out);
22 REGISTER_OUT R3(out,u,reset,clk);
23
24 endmodule
25
```

### 8 BIT SIGNED MULTIPLIER

```
1 `timescale 1ns / 1ps
2
3 module MULTIPLIER(out,a,b);
4 output signed [7:0] out;
5 input signed [7:0] a,b;
6 wire [15:0]temp;
7 assign temp =a*b;
8 assign out = temp[14:7];
9 endmodule
```

### 8 BIT OUTPUT REGISTER

```
1 `timescale 1ns / 1ps
2
3 module REGISTER_OUT(out,din,reset,clk);
4
5 input [7:0]din;
6 output reg [7:0]out;
7 input clk,reset;
8
9 always @(posedge clk) begin
10     if(reset)
11     begin
12         out <=8'h00;
13     end
14     else out<=din;
15 end
16 endmodule
```

## RAM

```
1 `timescale 1ns / 1ps
2
3 module RAM(out,din,clk,wr,add_ram);
4     output [7:0] out;
5     input [1:0] add_ram;
6     input [7:0] din;
7     input clk,wr;
8
9     reg [7:0] MEM[2:0];
10
11 always @(posedge clk) begin
12     if (wr) begin
13         MEM[add_ram] <= din;    // Wr
14     end
15 end
16
17 assign out= MEM[add_ram];
18
19 endmodule
```

## ROM

```
1 `timescale 1ns / 1ps
2
3 module ROM(out,add_rom);
4
5     input [1:0] add_rom;
6     output [7:0] out;
7
8     reg [7:0] out;
9
10
11 always@(*)
12     begin
13         case (add_rom)
14             2'b00: out<=8'h10;
15             2'b01: out<=8'hC0;
16             2'b10: out<=8'h20;
17         endcase
18     end
19
20 endmodule
```

## FSM


```
1 `timescale 1ns / 1ps
2
3 module FSM(reset,ld1,ld2,wr,add_ram,add_rom,clk,global_reset);
4     input clk;
5     input global_reset;
6     output reg reset;
7     output reg ld1,ld2;
8     output reg wr;
9     output reg [1:0] add_ram;
10    output reg [1:0] add_rom;
11
12    localparam S0 = 5'd0;
13    localparam S1 = 5'd1;
14    localparam S2 = 5'd2;
15    localparam S3 = 5'd3;
16    localparam S4 = 5'd4;
17    localparam S5 = 5'd5;
18    localparam S6 = 5'd6;
19    localparam S7 = 5'd7;
20    localparam S8 = 5'd8;
21    localparam S9 = 5'd9;
22    localparam S10 = 5'd10;
23    localparam S11 = 5'd11;
24    localparam S12 = 5'd12;
25    localparam S13 = 5'd13;
26    localparam S14 = 5'd14;
27    localparam S15 = 5'd15;
28    localparam S16 = 5'd16;
29    localparam S17 = 5'd17;
30
31    reg [4:0] NS;
32    reg [4:0] PS;
33
34    always@(posedge clk or posedge global_reset )
35    begin
36        if(global_reset)
37            begin
38                PS<=S0;
39            end
40        else
41            begin
38                PS<=NS;
42            end
43    end
44
45    always@(PS)
46    begin
47        reset = 0;
48        ld1 = 0;
49        ld2 = 0;
50
51        wr = 0;
52        add_ram = 2'd0;
53        add_rom = 2'd0;
54        case(PS)
55
56            S0 : begin reset = 1; wr = 1; ld1 = 0; ld2 = 0; add_ram = 2'd0; NS = S1; end
57
58            S1 : begin wr = 1;reset = 1; ld1 = 0; ld2 = 0; add_ram = 2'd1; NS =S2; end
59
60            S2 : begin wr = 1; reset = 1; ld1 = 0; ld2 = 0;add_ram = 2'd2; NS =S3; end
61
62            S3 : begin wr = 0; add_ram = 2'd0; add_rom = 2'd0; ld1 = 1; ld2 =1 ; reset = 1 ; NS = S4; end
63
64            S4 : begin wr = 0; add_ram = 2'd0;add_rom = 2'd0; ld1 = 0; ld2 = 0; NS =S5; reset = 0; end
65
66            S5 : begin wr = 0; reset = 1; add_ram = 2'd1; add_rom = 2'd0; ld1 = 1; ld2 =1 ; NS =S6; end
67
68            S6 : begin wr = 0; add_ram = 2'd0; add_rom = 2'd1; reset = 0; ld1 = 1; ld2 = 1; NS =S7; end
69
70            S7 : begin wr = 0; NS = S8; ld1 = 0; ld2 = 0; reset = 0; end
71
72            S8 : begin wr = 0; reset = 1; add_ram = 2'd2; add_rom = 2'd0; ld1 = 1; ld2 = 1; NS = S9; end
73
74            S9 : begin wr = 0; add_rom = 2'd1; add_ram = 2'd1; ld1 = 1; ld2 = 1; NS = S10; reset =0; end
75
76            S10 : begin wr = 0; add_ram = 2'd0; add_rom = 2'd2; ld1 = 1; ld2 = 1; NS = S11; reset =0;end
```

```

75
76     S10 : begin wr = 0; add_ram = 2'd0; add_rom = 2'd2; ld1 = 1; ld2 = 1; NS = S11; reset =0;end
77
78     S11 : begin wr = 0; add_ram = 2'd0; ld1 = 0; ld2 = 0; NS = S12;reset =0; end
79
80     S12 : begin wr = 0; reset = 1; add_rom =2'd1; add_ram = 2'd2; ld1 = 1; ld2 = 1 ; NS =S13; end
81
82     S13 : begin wr = 0; reset =0; add_rom = 2'd2; add_ram = 2'd1; ld1 = 1; ld2 = 1; NS =S14; end
83
84     S14 : begin wr = 0; add_ram = 2'd0; ld1 = 0; ld2 = 0; NS =S15; reset =0; end
85
86     S15 : begin wr = 0; reset =1; add_rom = 2'd2; add_ram = 2'd2; ld1 = 1; ld2 = 1; NS =S16; end
87
88     S16 : begin wr = 0; reset = 0; add_ram = 2'd0; ld1 = 0; ld2 = 0; NS =S0; end
89
90
91 endcase
92 end
93
94 endmodule

```

## • RTL SCHEMATIC



## • TESTBENCH



```

1  `timescale 1ns / 1ps
2
3  module FILTER_TEST_BENCH();
4
5      reg [7:0] xn;
6
7      reg clk, global_reset;
8
9      wire [7:0] out;
10
11     FILTER_TOP dut(out,xn,clk,global_reset);
12
13     initial begin
14         clk=1'b0;
15     end
16     always #5 clk=~clk;
17
18     initial begin
19         global_reset = 1'b1;
20         xn=8'h20;
21         #3 global_reset = 1'b0;
22         #7 xn=8'h10;
23         #10 xn=8'h08;
24         #200 $finish;
25     end

```

- SIMULATION RESULTS

	xn	hn
1	00100000 //0.25	00010000 //0.125
2	00010000 //0.125	11000000 //-0.5
3	00001000 //0.0625	00100000 //0.25



OUTPUT	
Y [0]	0.03125 (00000100)
Y [1]	-0.109375 (11110010)
Y [2]	0.0078125 (00000001)
Y [3]	0 (00000000)
Y [4]	0.015625 (00000010)



- FPGA IMPLEMENTATION RESULTS

