

# Digital IC Design Project

# Half Adder Design: Schematic to GDSII using GPDK90 in Cadence

Submitted by:

# Afzal Malik

Enrollment No.: GM6541

# Mohammed Musayyeb Sherwani

Enrollment No.: GK6347

# Department of Electronics Engineering

Zakir Husain College of Engineering & Technology

Aligarh Muslim University

11 Nov 2024

# Acknowledgment

We gratefully acknowledge the support from the Chips to Startup (C2S) program, MeitY, Government of India, provided to Aligarh Muslim University, which enabled us to access industry-standard tools and training resources. We also extend our sincere gratitude to our course instructor for their invaluable guidance throughout this project. This work is part of the Digital IC Design course in Semester 7 of the B.Tech Electronics Engineering program at Aligarh Muslim University.

# Table of Contents

1	Inti	roduction	3		
2	Tools Used				
3	Hal	f Adder: Definition and Truth Table	3		
4	Des	sign Flow	4		
5	<b>Det</b> 5.1	cailed Process and Results Schematic Creation	<b>4</b> 4		
	5.1	Symbol and Testbench Creation	$\frac{4}{5}$		
	5.3	Pre-Layout Simulation Results	5 5		
	5.4	Layout Creation and Verification	6		
	5.5	Post-Layout Simulation Results	7		
	5.6	RC Extraction	9		
	5.7	GDSII Generation	10		
6	Tec	hnical Details	11		
	6.1	Important Definitions	11		
7	Cor	nclusion	11		
${f L}$	ist	of Figures			
	1	Half Adder Schematic	4		
	2	Symbol and Testbench	5		
	3	Pre-Layout Simulation	5		
	4	Delay from Terminal A to Sum (Pre-Layout)	6		
	5	Delay from Terminal A to Carry (Pre-Layout)	6		
	6	DRC Result	7		
	7	LVS Check	7		
	8	Post-Layout Simulation	8		
	9	Delay from Terminal A to Sum (Post-Layout)	8 9		
	10 11	Delay from Terminal A to Carry (Post-Layout)	9		
	12	RC Extracted Layout	10		
	13	GDSII File	10		
	10		10		

## 1 Introduction

This report details the complete design flow of a Half Adder, starting from schematic creation to GDSII generation, using Cadence tools with the GPDK90 process library. A half adder is a fundamental digital circuit that performs binary addition on two single-bit inputs, generating a sum and a carry output. The design flow covered in this report includes schematic design, layout, design rule checks (DRC), layout versus schematic checks (LVS), and RC extraction.

## 2 Tools Used

- Cadence Virtuoso for Schematic, Layout, pre- and post-layout simulations and GDSII generation.
- GPDK90: A generic process design kit based on 90 nm technology.

# 3 Half Adder: Definition and Truth Table

A half adder is a combinational circuit that adds two single-bit binary numbers (A and B). It produces two outputs:

- Sum (S): The result of the binary addition.
- Carry (C): Represents any overflow into the next higher bit.

Input A	Input B	Sum (S)	Carry (C)
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

The Boolean expressions for the outputs are:

- Sum (S):  $S = A \oplus B$  (XOR of A and B)
- Carry (C):  $C = A \cdot B$  (AND of A and B)

# 4 Design Flow

The Half Adder design follows a standard ASIC design flow:

- 1. Schematic Creation
- 2. Symbol and Testbench Setup
- 3. Pre-Layout Simulation
- 4. Layout Creation (DRC and LVS checks)
- 5. Post-Layout Simulation
- 6. RC Extraction
- 7. GDSII Generation

## 5 Detailed Process and Results

#### 5.1 Schematic Creation

The initial schematic of the Half Adder was created using GPDK90 in Cadence. The schematic forms the base for further simulations and layout design.




Figure 1: Half Adder Schematic

## 5.2 Symbol and Testbench Creation

A symbol view was generated for the Half Adder, and a testbench was set up to verify its functionality through transient and delay analysis.




Figure 2: Symbol and Testbench

# 5.3 Pre-Layout Simulation Results

Simulations were run to verify the functionality and performance of the Half Adder. Critical parameters such as delay from input **A** to **Sum** and **Carry** were analyzed.



Figure 3: Pre-Layout Simulation




Figure 4: Delay from Terminal A to Sum (Pre-Layout)




Figure 5: Delay from Terminal A to Carry (Pre-Layout)

## 5.4 Layout Creation and Verification

The Half Adder layout was designed in Cadence Virtuoso with GPDK90. After completing the layout, **Design Rule Check (DRC)** and **Layout Versus Schematic (LVS)** checks were performed to ensure compliance and correctness.

• DRC: Passed successfully

#### • LVS: Passed successfully




Figure 6: DRC Result




Figure 7: LVS Check

# 5.5 Post-Layout Simulation Results

After layout, post-layout simulations were conducted to examine performance changes due to parasitic elements. Delays from terminal  $\bf A$  to  $\bf Sum$  and  $\bf Carry$  were analyzed again.



Figure 8: Post-Layout Simulation




Figure 9: Delay from Terminal A to Sum (Post-Layout)




Figure 10: Delay from Terminal A to Carry (Post-Layout)

## 5.6 RC Extraction

RC extraction was performed to capture parasitic capacitance and resistance, ensuring post-layout simulations reflect realistic circuit behavior.




Figure 11: RC Extraction Results



Figure 12: RC Extracted Layout

# 5.7 GDSII Generation

The final design was exported in GDSII format for tape-out or further processing steps.




Figure 13: GDSII File

# 6 Technical Details

## 6.1 Important Definitions

- DRC (Design Rule Check): Ensures that the layout complies with specific design rules set by the fabrication process.
- LVS (Layout Versus Schematic): Verifies that the layout corresponds accurately to the schematic netlist.
- RC Extraction: Process of modeling parasitic resistances (R) and capacitances (C) after layout, which impact signal delay and power consumption.

## 7 Conclusion

The report covers the complete process for designing a Half Adder in Cadence Virtuoso using the GPDK90 library, demonstrating successful DRC, LVS, and RC extraction results.