SIMPE VOTING MACHINE

BUTTON CONTROL

```
`timescale 1ns / 1ps

module buttonControl(
input clock,
input reset,
input button,
output reg valid_vote
);

reg [30:0] counter;

//1 sec / 10ms = 100000000

always @(posedge clock)
begin
    if(reset)
        counter <= 0;
    else
    begin
        if(button & counter < 100000001)
            counter <= counter + 1;
        else if(!button)
            counter <= 0;
    end
end


always @(posedge clock)
begin
    if(reset)
        valid_vote <= 1'b0;
    else
    begin
        if(counter == 100000000)
            valid_vote <= 1'b1;
        else
            valid_vote <= 1'b0;
    end
end

endmodule

```

VOTE LOGGER

```
1  `timescale 1ns / 1ps
2  module voteLogger(
3  input clock,
4  input reset,
5  input mode,
6  input cand1_vote_valid,
7  input cand2_vote_valid,
8  input cand3_vote_valid,
9  input cand4_vote_valid,
10 output reg [7:0] cand1_vote_recvd,
11 output reg [7:0] cand2_vote_recvd,
12 output reg [7:0] cand3_vote_recvd,
13 output reg [7:0] cand4_vote_recvd
14 );
15
16
17 always @(posedge clock)
18 begin
19     if(reset)
20     begin
21         cand1_vote_recvd <= 0;
22         cand2_vote_recvd <= 0;
23         cand3_vote_recvd <= 0;
24         cand4_vote_recvd <= 0;
25     end
25     end
26     else
27     begin
28         if(cand1_vote_valid & mode==0)
29             cand1_vote_recvd <= cand1_vote_recvd + 1;
30         else if(cand2_vote_valid & mode==0)
31             cand2_vote_recvd <= cand2_vote_recvd + 1;
32         else if(cand3_vote_valid & mode==0)
33             cand3_vote_recvd <= cand3_vote_recvd + 1;
34         else if(cand4_vote_valid & mode==0)
35             cand4_vote_recvd <= cand4_vote_recvd + 1;
36     end
37 end
38
39
40 endmodule
41
```

MODE CONTROL

```
1  `timescale 1ns / 1ps
2
3  module modeControl(
4  input clock,
5  input reset,
6  input mode,
7  input valid_vote_casted,
8  input [7:0] candidate1_vote,
9  input [7:0] candidate2_vote,
10 input [7:0] cand                vote,
11 input [7:0] cand                vote,
12 input candidate1_button_press,
13 input candidate2_button_press,
14 input candidate3_button_press,
15 input candidate4_button_press,
16 output reg [7:0] leds
17     );
18
19 reg [30:0] counter;
20
21 always @(posedge clock)
22 begin
23     if(reset)
24         counter <= 0;   //Whenever reset is pressed, counter started from 0
25     else if(valid_vote_casted) //If a valid vote is casted, counter becomes 1
```

input [7:0]

```
25     else if(valid_vote_casted) //If a valid vote is casted, counter becomes 1
26         counter <= counter + 1;
27     else if(counter !=0 & counter < 100000000)//If counter is not 0, increment it til
28         counter <= counter + 1;
29     else //Once counter becomes 100000000, reset it to zero
30         counter <= 0;
31 end
32
33 always @(posedge clock)
34 begin
35     if(reset)
36         leds <= 0;
37     else
38     begin
39         if(mode == 0 &  counter > 0 ) //mode0 -> voting mode, mode 1 -> result mode
40             leds <= 8'hFF;
41         else if(mode == 0)
42             leds <= 8'h00;
43         else if(mode == 1) //result mode
44         begin
45             if(candidate1_button_press)
46                 leds <= candidate1_vote;
47             else if(candidate2_button_press)
```

```
47                 leds <= candidate2_vote;
48             else if(candidate3_button_press)
49                 leds <= candidate3_vote;
50             else if(candidate4_button_press)
51                 leds <= candidate4_vote;
52         end
53     end
54 end
55
56 endmodule
57
```

TOP MODULE VOTING MACHINE

```
`timescale 1ns / 1ps

module votingMachine(
input clock,
input reset,
input mode,
input button1,
input button2,
input button3,
input button4,
output [7:0] led
);

wire valid_vote_1;
wire valid_vote_2;
wire valid_vote_3;
wire valid_vote_4;
wire [7:0] cand1_vote_recvd;
wire [7:0] cand2_vote_recvd;
wire [7:0] cand3_vote_recvd;
wire [7:0] cand4_vote_recvd;
wire anyValidVote;

assign anyValidVote = valid_vote_1|valid_vote_2|valid_vote_3|valid_vote_4;
```

```

buttonControl bc1(
.clock(clock),
.reset(reset),
.button(button1),
.valid_vote(valid_vote_1)
);

buttonControl bc2(
.clock(clock),
.reset(reset),
.button(button2),
.valid_vote(valid_vote_2)
);

buttonControl bc3(
.clock(clock),
.reset(reset),
.button(button3),//
.valid_vote(valid_vote_3)
);

buttonControl bc4(
.clock(clock),
.reset(reset),
```

TOP MODULE VOTING MACHINE

```
.reset(reset),
.button(button4),
.valid_vote(valid_vote_4)
);



voteLogger VL(
.clock(clock),
.reset(reset),
.mode(mode),
.cand1_vote_valid(valid_vote_1),
.cand2_vote_valid(valid_vote_2),
.cand3_vote_valid(valid_vote_3),
.cand4_vote_valid(valid_vote_4),
.cand1_vote_recvd(cand1_vote_recvd),
.cand2_vote_recvd(cand2_vote_recvd),
.cand3_vote_recvd(cand3_vote_recvd),
.cand4_vote_recvd(cand4_vote_recvd)
);


modeControl MC(
.clock(clock),
.reset(reset),
```

```
 .mode(mode),
 .valid_vote_casted(anyValidVote),
 .candidate1_vote(cand1_vote_recvd),
 .candidate2_vote(cand2_vote_recvd),
 .candidate3_vote(cand3_vote_recvd),
 .candidate4_vote(cand4_vote_recvd),
 .candidate1_button_press(valid_vote_1),
 .candidate2_button_press(valid_vote_2),
 .candidate3_button_press(valid_vote_3),
 .candidate4_button_press(valid_vote_4),
 .leds(led)
     );

 endmodule
```

- **RTL SCHEMATIC**



- **TESTBENCH**

```
3  module votingMachine_tb;
4
5      // Inputs
6      reg clock;
7      reg reset;
8      reg mode;
9      reg button1;
10     reg button2;
11     reg button3;
12     reg button4;
13
14     // Outputs
15     wire [7:0] led;
16
17     // Instantiate the Unit Under Test (UUT)
18     votingMachine uut (
19         .clock(clock),
20         .reset(reset),
21         .mode(mode),
22         .button1(button1),
23         .button2(button2),
24         .button3(button3),
25         .button4(button4),
```

```
        .led(led)
    );

    // Clock generation
    initial begin
        clock = 0;
        forever #5 clock = ~clock; // 10ns clock period
    end

    // Stimulus generation
    initial begin
        // Initialization
        reset = 1;
        mode = 0;
        button1 = 0;
        button2 = 0;
        button3 = 0;
        button4 = 0;

        #20 reset = 0; // Release reset

        // Voting phase
        #10 button1 = 1; // Candidate A gets 1 vote
        #20 button1 = 0;

        #10 button2 = 1; // Candidate B gets 2 votes
        #20 button2 = 0;
        #10 button2 = 1;
        #20 button2 = 0;

        #10 button3 = 1; // Candidate C gets 3 votes
        #20 button3 = 0;
        #10 button3 = 1;
        #20 button3 = 0;
        #10 button3 = 1;
        #20 button3 = 0;

        #10 button4 = 1; // Candidate D gets 4 votes
        #20 button4 = 0;
        #10 button4 = 1;
        #20 button4 = 0;
        #10 button4 = 1;
        #20 button4 = 0;
        #10 button4 = 1;
        #20 button4 = 0;

        // Switch to result mode
        #50 mode = 1;

        // Show votes for each candidate
        #20 button1 = 1; // Display votes for Candidate A
        #20 button1 = 0;

        #20 button2 = 1; // Display votes for Candidate B
        #20 button2 = 0;

        #20 button3 = 1; // Display votes for Candidate C
        #20 button3 = 0;

        #20 button4 = 1; // Display votes for Candidate D
        #20 button4 = 0;

        // End simulation
        #100 $finish;
    end

endmodule
```

- **SIMULATION RESULTS**





- **HARDWARE RESULTS**

CANDIDATE	NO. OF VOTES (INPUT)
A	1
B	2
C	3
D	4


NEXYS A7
ARTIX-7
100T
CSG324
XILINX
DIGILENT
ANALOG DEVICES
A
OUTPUT (NUMBER OF VOTES)
MODE


NEXYS A7
ARTIX-7
100T
CSG324
XILINX
DIGILENT
ANALOG DEVICES
B
OUTPUT (NUMBER OF VOTES)
MODE


NEXYS A7
ARTIX-7
100T
CSG324
XILINX
DIGILENT
ANALOG DEVICES
C
OUTPUT (NUMBER OF VOTES)
MODE


NEXYS A7
ARTIX-7
100T
CSG324
XILINX
DIGILENT
ANALOG DEVICES
D
OUTPUT (NUMBER OF VOTES)
MODE