- ▶ Problem #1: we have latch (or flip-flop) based registers, but they aren't addressable.
  - ► An address (or index) allows dynamic rather than static reference to some stored datum.
  - ▶ By rough analogy to a C program, we have the left-hand side

```
Listing (C)

1 int A0, A1, A2, A3;

2

3 A0 = 0;

4 A1 = 0;

5 A2 = 0;

6 A3 = 0;
```

```
Listing (C)


1 int A[ 4 ];
2
3 A[ 0 ] = 0;
4 A[ 1 ] = 0;
5 A[ 2 ] = 0;
6 A[ 3 ] = 0;
```

but want the right-hand side.

Problem #2: latches and flip-flops need a (relatively) large number of transistors per-bit; to support large capacities, it can make sense to use different components.

- ► There are various ways to classify a given memory component, e.g.,
  - 1. Volatility
    - volatile, meaning the content is lost when the component is powered-off, or
    - non-volatile, meaning the content is retained even after the component is powered-off.
  - 2. Access type
    - random versus constrained (e.g., sequential access to content),
    - Random Access Memory (RAM) which we can read from and write to, and
    - ▶ Read Only Memory (ROM) which, as suggested by the name, supports reads only.
  - 3. Interface type
    - synchronous, where a clock or pre-determined timing information synchronises steps, or
    - asynchronous, where a protocol synchronises steps.

▶ We're (mainly) interested in a how a (volatile, synchronous) RAM component works:



▶ Goal: a concrete implementation of *MEM* with capacity for  $n = 2^{n'}$  addressable words each of w bits (where  $n \gg w$ ).

### An Aside: History



- ► The EDSAC used **delay line** memory, where the rough idea is:
  - Each "line" is a tube of mercury (or something else in which sound waves propagate fairly slowly).
  - Put a speaker at one end to store sound waves into the line, and a microphone at the other to read them out.
  - Values are stored in the sense the corresponding waves take time to propagate; when they get to one end they are either replaced or fed back into the other.
- ► This is **sequential access** (cf. **random access**): you need to *wait* for the data you want to appear!

### An Aside: History



- The Whirlwind used magnetic-core memory, where the rough idea is:
  - The memory is a matrix of small magnetic rings, or "cores", which can be magnetically polarised to store values.
  - Wires are threaded through the cores to control them, i.e., to store or read values.
  - ► The magnetic polarisation is retained, so core memory is non-volatile!
- You might still hear main memory termed core memory (cf. core dump) which is a throw-back to this technology.

# Low-level Implementation (1) – SRAM and DRAM Cells

Definition (SRAM)	Definition (DRAM)
Static RAM (SRAM) is	Dynamic RAM (DRAM) is
<ul> <li>manufacturable in lower densities (i.e., smaller capacity),</li> </ul>	<ul> <li>manufacturable in higher densities (i.e., larger capacity),</li> </ul>
more expensive to manufacture,	<ul><li>less expensive to manufacture,</li></ul>
► fast(er) access time (resp. lower access latency),	▶ slow(er) access time (resp. higher access latency),
easy(er) to interface with,	► hard(er) to interface with,
▶ ideal for use in <b>register files</b> and <b>cache memory</b> .	ideal for use as main memory.

# Low-level Implementation (2) – SRAM and DRAM Cells

Abstractly, an SRAM cell resembles two NOT gates ...


# Circuit (SRAM cell) wl

• ... concretely, we can fill in the NOT gates with the transistor-level equivalents; each "6T SRAM cell" requires 6 transistors (cf.  $\sim$  30 or 40 for a flip-flop).

# Low-level Implementation (2) – SRAM and DRAM Cells


Abstractly, an SRAM cell resembles two NOT gates ...

## Circuit (SRAM cell)



• ... concretely, we can fill in the NOT gates with the transistor-level equivalents; each "6T SRAM cell" requires 6 transistors (cf.  $\sim$  30 or 40 for a flip-flop).

► A **DRAM cell** is constructed using 1 transistor and a capacitor:



# High(er)-level Implementation (1) – Cells $\rightarrow$ Device


- ► A **memory device** is constructed from (roughly) three components
  - 1. a memory array (or matrix) of replicated cells with
    - r rows, and
    - c columns

meaning a  $(r \cdot c)$ -cell capacity.


- 2. a row decoder which given an address (de)activates associated cells in that row, and
- 3. a **column decoder** which given an address (de)selects associated cells in that column plus additional logic to allow use (depending on cell type), e.g.,
- 1. bit line conditioning to ensure the bit lines are strong enough to be effective,
- 2. **sense amplifiers** to ensure output from the array is usable.


# High(er)-level Implementation (3) – Cells $\rightsquigarrow$ Device, SRAM

### Example (an *n*-cell SRAM memory device)




### High(er)-level Implementation (5) – Cells → Device, SRAM






# High(er)-level Implementation (7) – Cells $\rightarrow$ Device, DRAM

### Example (a *n*-cell DRAM memory device)




### High(er)-level Implementation (9) – Cells → Device, DRAM






# $High(er)\text{-level Implementation (11)} - Cells \leadsto Device$

### Example (from a 1-bit to *w*-bit SRAM device via replication)



### Example (an *n*-cell ROM memory device)



### Conclusions

### ► Take away points:

- 1. The initial goal was an *n*-element memory of *w*-bit words; the final solution is motivated by divide-and-conquer, i.e.,
  - 1.1 one or more channels, each backed by
  - 1.2 one or more physical banks, each composed from
  - 1.3 one or more devices, each composed from
  - 1.4 one or more logical banks, of
  - 1.5 one or more arrays, of
  - 1.6 many cells
- 2. The major complication is a large range of increasingly detailed options:
  - lots of parameters mean lots of potential trade-offs (e.g., between size, speed and power consumption),
  - need to take care of detail: there are so many cells, any minor change can have major consequences!
- 3. Even so, there is just one key concept: we have some cells, and however they are organised we just need to identify and use the right cells given some address.



# References and Further Reading

- Wikipedia: Computer memory. http://en.wikipedia.org/wiki/Category:Computer\_memory.
- [2] Wikipedia: Dynamic random access memory. http://en.wikipedia.org/wiki/Dynamic\_random-access\_memory.
- [3] Wikipedia: Memory geometry. http://en.wikipedia.org/wiki/Memory\_geometry.
- [4] Wikipedia: Static random access memory. http://en.wikipedia.org/wiki/Static\_random\_access\_memory.
- [5] U. Drepper. What every programmer should know about memory. http://www.akkadia.org/drepper/cpumemory.pdf.
- [6] D. Page.
   Chapter 8: Memory and storage.
   In A Practical Introduction to Computer Architecture. Springer-Verlag, 1st edition, 2009.
- [7] W. Stallings.
   Chapter 5: Internal memory.
   In Computer Organisation and Architecture. Prentice-Hall, 9th edition, 2013.
- [8] A.S. Tanenbaum.
   Section 3.3.4: Memory organisation.
   In Structured Computer Organisation [11].



# References and Further Reading

- A.S. Tanenbaum.
   Section 3.3.5: Memory chips.
   In Structured Computer Organisation [11].
- [10] A.S. Tanenbaum. Section 3.3.6: RAMs and ROMs. In Structured Computer Organisation [11].
- [11] A.S. Tanenbaum. Structured Computer Organisation. Prentice-Hall, 6th edition, 2012.