# COMS20001 lab. worksheet: week #16

• Both the hardware and software in MVB-2.11 is managed by the IT Services Zone E team. If you encounter a problem (e.g., a workstation that fails to boot, an error when you try to use some software, or you just cannot log into your account), they can help: either talk to them in room MVB-3.41, submit a service request online via

## http://servicedesk.bristol.ac.uk

- or talk to the dedicated CS Teaching Technologist, Richard Grafton, in room MVB-2.07.
- We intend this worksheet to be attempted, at least partially, in the associated lab. session. Your attendance is important, since this session represents a central form of feedback and help for COMS20001. Perhaps more so than in units from earlier years, *you* need to actively ask questions of and seek help from either the lectures and/or lab. demonstrators present: passively expecting them to provide solutions is less ideal.
- The questions are roughly classified as either L (for coursework related questions that should be completed in the lab. session), or A (for additional questions that are entirely optional). Keep in mind that we only *expect* you to complete the first class of questions: the additional content has been provided *purely* for your benefit and/or interest, so there is no problem with nor penalty for totally ignoring it (since it is not directly assessed).

Before you start work, download and unarchive the file

http://www.ole.bris.ac.uk/bbcswebdav/courses/COMS20001\_2015/csdsp/os/sheet/lab/lab-4\_q.tar.gz

somewhere secure<sup>b</sup> in your file system: it is intended to act as a starting point for your own work, and will be referred to in what follows.

<sup>a</sup>Execute the command tar xvfz lab-4\_q.tar.gz from a BASH shell (e.g., in a terminal window), or use the archive manager GUI (available by using the menu Applications→Accessories→Archive Manager or directly executing file-roller) if you prefer.

<sup>b</sup>For example, the Private sub-directory in your home directory.

Q1[L]. In comparison to previous worksheets, this question tasks you with a more active development role. It provides a starting point which demonstrates how to configure and handle interrupts from one of the SP804 timers, then concludes with a challenge: the idea is to extend the kernel presented in week #15 (which depended on each process cooperatively invoking the yield system call) so it supports pre-emptive multi-tasking and thus *enforces* periodic context switches.

#### Q1-§1 Explore the archive content

As shown by Figure 1, the content and structure of the archived material provided matches the worksheet from week #13.

## Q1-§2 Understand the archive content


**image.1d** Figure 3 illustrates the linker script image.1d. It controls how 1d produces the kernel image from object files, which, in turn, stem from compilation of the source code files; the resulting layout in memory is illustrated by Figure 2.

**interrupt.[sh]** Figure 4 and Figure 6 illustrate the header file interrupt.h and source code interrupt.s: the former is identical to, and the latter similar those provided in the worksheet for week #14. The difference is that *these* have no support for supervisor call interrupts: only IRQ interrupts are handled, so the previous handler\_swi function is missing, as is the associated entry in the interrupt vector table.

**kernel.[ch]** Figure 5 and Figure 7 illustrate the header file kernel.h and source code kernel.c: the former is identical to, and the latter similar those provided in the worksheet for week #14. As above, the difference stems mainly from the fact this kernel handles IRQ interrupts only. However, it is also true that both kernel\_handler\_rst and kernel\_handler\_irq differ because the *type* of IRQ interrupts is different: previously we were interested in interrupts from a UART, whereas now we focus on a timer. This means

• Lines #13 to #22, which configure the interrupt handling mechanism, are different. Note that a) most obviously the SP805\_t instance TIMER0 is first configured st. an interrupt is raised every 2<sup>20</sup> timer ticks,

git # 308ea4c @ 2016-02-12



**Figure 1:** A diagrammatic description of the material in lab-4\_q.tar.gz.

then b) the GIC configuration is largely similar, bar the fact a different source (i.e., #32 for the timer vs. #44 for the UART) is enabled. As previously, the final configuration step is then to enable IRQ interrupts, i.e., turn off the mask preventing them being handled by the processor.

• Lines #36 to #38, which represent the main interrupt handling step, are different. We now test whether the timer raised the interrupt, and, if so, handle it; once complete, we clear the timer interrupt and thus reset it st. a subsequent interrupt is generated 2<sup>20</sup> timer ticks later.

#### Q1–§3 Experiment with the archive content

Following the same approach as in the worksheet from week #13, first launch QEMU then gdb. Issue the

#### continue

command to gdb in the debugging terminal so the kernel image is executed. You should observe a sequence of 'T' characters written periodically to the emulation terminal: this demonstrates an IRQ interrupt was raised by the timer, and susequently handled by handler\_irq and kernel\_handler\_irq.

Recall that the worksheet from week #14 *also* wrote a sequence of 'T' characters to the emulation terminal. However, keep in mind a subtle but important difference. Previously the characters were being written via a (synchronous) system call; this implies the processor was *actively* executing the associated svc instructions, so unable to do anything else. The situation here is different because the timer operates concurrently with the processor, so the latter will now be *inactive* between IRQ interrupts: although we are not making it do so here, it *could* be doing something else before that something is interrupted and control passes to the kernel.

## Q1-§4 Next steps

The behaviour described above is vital wrt. realisation of pre-emptive multi-tasking, the central concept in which is that a timer interrupts the execution of a user process after some period *rather* than it needing to invoke a yield system call. As such, the obvious next step is one that also acts as a direct step towards the coursework assignment. The worksheet from week #15 already provided a simple kernel with cooperative multi-tasking: take that, and upgrade it (using the material from this worksheet) to support pre-emptive multi-tasking. Note that having doing so, the yield system call is no longer required; you could retain it or remove it, but each user program need not invoke it (and *should* not, when testing the new kernel at least).

git # 308ea4c @ 2016-02-12




Figure 2: A diagrammatic description of the memory layout realised by image.ld.

```
SECTIONS {
         assign address (per QEMU)
3
                   0x70010000;
4
      /* place text segment(s)
      .text : { kernel/interrupt.o(.text)
                                             *(.text .rodata) }
      /* place data segment(s)
6
7
      .data : {
                                             *(.data
                                                             ) }
8
      /* place bss segment(s)
            : {
                                             *(.bss
                                                             ) }
10
      /* align address (per AAPCS) */
11
              = ALIGN(8);
      /* allocate stack for irq mode */
. = . + 0x00001000;
12
13
      tos_irq = .;
```

Figure 3: image.ld

```
#ifndef __INTERRUPT_H
#define __INTERRUPT_H

// enable IRQ interrupts
extern void irq_enable();
// disable IRQ interrupts
extern void irq_unable();

#endif
```

Figure 4: kernel/interrupt.h

```
#ifndef __KERNEL_H
#define __KERNEL_H

#include <stddef.h>
#include <stdint.h>

#include "GIC.h"
#include "PL011.h"
#include "SP804.h"

#include "interrupt.h"

#endif
#endif
```

Figure 5: kernel/kernel.h

```
Each of the following is a low-level interrupt handler: each one is
        tasked with handling a different interrupt type, and acts as a sort
3
     * of wrapper around a high-level, C-based handler.
 4
 5
    handler_rst: bl
                         table_copy
                                                    @ initialise interrupt vector table
 8
                         cpsr, #0xD2
                                                    @ enter IRQ mode with no interrupts
                   msr
 9
                                                    @ initialise IRQ mode stack
                         sp, =tos_irq
10
11
                   h1
                         kernel_handler_rst
                                                    @ invoke C function
12
                   b
                                                    @ halt
13
14
    handler irg: sub
                         lr, lr, #4
                                                    @ correct return address
15
                   stmfd sp!, { r0-r3, ip, lr } @ save
                                                               caller-save registers
17
                   b1
                         kernel_handler_irg
                                                    @ invoke C function
18
                   ldmfd sp!, { r0-r3, ip, lr } @ restore caller-save registers
19
                  movs pc, lr
20
                                                    @ return from interrupt
21
22
    /* The following captures the interrupt vector table, plus a function
23
24
     * to copy it into place (which is called on reset): note that
25
     * - for interrupts we don't handle an infinite loop is realised (to
     * to approximate halting the processor), and
* - we copy the table itself, *plus* the associated addresses stored
26
28
          as static data: this preserves the relative offset between each
29
          ldr instruction and wherever it loads from.
30
31
32
    table_data: ldr pc, address_rst
                                                    @ reset
                                                                               vector -> SVC mode
                                                    @ undefined instruction vector -> UND mode
33
                                                                               vector -> SVC mode
                                                    @ supervisor call
35
                                                    @ abort (prefetch)
                                                                               vector -> ABT mode
36
                   b
                                                    @ abort
                                                                 (data)
                                                                               vector -> ABT mode
37
                   b
                                                    @ reserved
38
                   ldr
                                                    @ IRO
                                                                              vector -> IRQ mode
vector -> FIQ mode
                         pc, address_irq
39
                                                    @ FIQ
40
41
    address_rst: .word handler_rst
42
    address_irq: .word handler_irq
43
44
    table_copy: mov
                         r0, #0
                                                    @ set destination address
45
                         r1, =table_data
                                                                        address
                   ldr
                                                    @ set source
                         r2, =table_copy
                                                    @ set source
                                                                        limit
                   ldr
47
48
    table_loop: ldr
                         r3, [ r1 ], #4
                                                    @ load word, inc. source
49
                         r3, [ r0 ], #4
                                                    {\tt @} store word, inc. destination address
50
51
                         r1, r2
                   cmp
52
                         table_loop
                                                    @ loop if address != limit
                   bne
54
                         pc, lr
                                                    @ return
55
    /* These function enable and disable IRQ interrupts respectively, by * toggling the 7-th bit of CPSR to either 0 or 1.
56
57
58
59
60
    .global irq_enable
61
    .global irq_unable
62
63
                                                    @ enable IRQ interrupts
    irq_enable: mrs
                         r0.
                               cpsr
                         r0, r0, #0x80
64
                   bic
65
                         cpsr_c, r0
                   msr
67
                         pc, lr
                   mov
68
69
    irq_unable: mrs
                         r0, cpsr
r0, r0, #0x80
cpsr_c, r0
                                                    @ disable IRQ interrupts
70
                   orr
71
                   msr
72
73
                   mov
                         pc, lr
```

Figure 6: kernel/interrupt.s

```
#include "kernel.h"
 2
     void kernel_handler_rst() {
 4
        /st Configure the mechanism for interrupt handling by
 5
          * - configuring timer st. it raises a (periodic) interrupt for each
 8
          \mbox{*} - configuring GIC st. the selected interrupts are forwarded to the
          * processor via the IRQ interrupt signal, then* - enabling IRQ interrupts.
10
11
                                       = 0x00100000; // select period = 2^20 ticks ~= 1 sec

= 0x000000002; // select 32-bit timer

|= 0x00000040; // select periodic timer

|= 0x00000020; // enable timer interrupt

|= 0x000000080; // enable timer
13
         TIMER0->Timer1Load
         TIMER0->Timer1Ctrl
15
         {\tt TIMER0->Timer1Ctrl}
16
17
         TIMER0->Timer1Ctrl
         TIMER0 ->Timer1Ctr1
18
        GICCO->PMR = 0x000000F0; // unmask all
GICD0->ISENABLER[ 1 ] |= 0x00000010; // enable timer
GICCO->CTLR = 0x00000001; // enable GIC interface
GICD0->CTLR = 0x00000001; // enable GIC distributor
                                                                                                  interrupts
20
21
22
23
24
         irq_enable();
25
26
         return;
27
28
29
     void kernel_handler_irq() {
   // Step 2: read the interrupt identifier so we know the source.
30
31
32
         uint32_t id = GICC0->IAR;
33
34
35
         // Step 4: handle the interrupt, then clear (or reset) the source.
36
        if( id == GIC_SOURCE_TIMER0 ) {
37
           PL011_putc( UARTO, 'T' ); TIMERO->Timer1IntClr = 0x01;
38
39
40
         // Step 5: write the interrupt identifier to signal we're done.
41
42
         GICCO->EOIR = id;
```

Figure 7: kernel/kernel.c