COMS12600 Target ThumbV1 ISA Sub-set

ARM Assembler	<u>Opcode</u>	Flags	V			•	10	Simon Hollis (simon@cs.bris.ac.uk) V2013.6
Page Format	٨٥٥١	V	N.I.	15	14 0	13	12	11 10 9 8 7 6 5 4 3 2 1 0 Ordn rdn rdn i8 i8 i8 i8 i8 i8 i8 i8
221 ADDI rdn, #i8	ADDI	Y	N	0		1	1	
223 ADDR rd, rn, rm	ADDR	Y	- N.	0	0	0	1	1 0 0 rm rm rm rn rn rn rd rd rd
225 ADDSPI rdn, sp, #i8	ADDSPI	N	N	1	0	1	0	1 rdn rdn rdn i8 i8 i8 i8 i8 i8 i8 i8
225 INCSP sp, #i7	INCSP	N	N	1	0	1	1	0 0 0 0 0 17 17 17 17 17 17 17
229 ADDPCI rd, pc, #i8	ADDPCI		N	1	0	1	0	Ord rd rd i8 i8 i8 i8 i8 i8 i8 i8
495 SUBI rdn, #i8	SUBI	Y	N	0	0	1	1	1 rdn rdn i8 i8 i8 i8 i8 i8 i8 i8
497 SUBR rd, rn, rm	SUBR	Y	-	0	0	0	1	1 0 1 rm rm rm rn rn rn rd rd rd
499 DECSP sp, #i7	DECSP	N	N	1	0	1	1	0 0 0 1 17 17 17 17 17 17
359 MULR rdmn, rn	MULR	Υ	N	0	1	0	0	0 0 1 1 0 1 rn rn rdmrdmrdm
				15	14	13	12	11 10 9 8 7 6 5 4 3 2 1 0
233 ANDR rdn, rm	ANDR	Y	-	0	1	0	0	0 0 0 0 0 0 m rm rm rdn rdn rdn
373 ORR rdn, rm	ORR	Y	-	0	1	0	0	0 0 1 1 0 0 rm rm rm rdn rdn rdn
273 EORR rdn, rm	EORR	Υ	-	0	1	0	0	0 0 0 0 0 1 rm rm rm rdn rdn rdn
411 NEGR rdn, rm	NEGR	Υ	-	0	1	0	0	0 0 1 0 0 1 rn rn rn rd rd rd
				15	14	13	12	11 10 9 8 7 6 5 4 3 2 1 0
333 LSLI rd, rm, #i5	LSLI	Υ	N	0	0	0	0	0 i5 i5 i5 i5 i5 <mark>rm rm rm rd rd rd</mark>
335 LSLR rdn, rm	LSLR	Y	-	0	1	0	0	0 0 0 1 0 m rm rm rdn rdn rdn
337 LSRI rd, rm, #i5	LSRI	Υ	N	0	0	0	0	1 i5 i5 i5 i5 i <mark>rm rm rm rd rd rd</mark>
339 LSRR rdn, rm	LSRR	Υ	-	0	1	0	0	0 0 0 0 1 1 m rm rm rdn rdn rdn
235 ASRI rd, rm, #i5	ASRI	Υ	Ν	0	0	0	1	0 i5 i5 i5 i5 <mark>rm rm rm rd rd rd</mark>
				15	14	13	12	11 10 9 8 7 6 5 4 3 2 1 0
347 MOVI rd, #i8	MOVI	Υ	Ν	0	0	1	0	0 <mark>rd rd rd i</mark> 8 i8 i8 i8 i8 i8 i8 i8
$363\mathrm{MOVNR}$ rd, rm	MOVNR	Υ	-	0	1	0	0	0 0 1 1 1 1 m rm rm rd rd rd
349 MOVRSP sp, rm	MOVRSI	⊃N	-	0	1	0	0	0 1 1 0 1 0 m rm rm 1 0 1
				15	14	13	12	11 10 9 8 7 6 5 4 3 2 1 0
287 LDRI rt, [rn, #i5]	LDRI	N	Ν	0	1	1	0	1 i5 i5 i5 i5 i5 <mark>rn rn rn rt rt rt</mark>
291 LDRR rt, [rn, rm]	LDRR	N	-	0	1	0	1	1 0 0 rm rm rm rn rn rn rt rt rt
287 LDRSPI rt, [sp, #i8]	LDRSPI	N	Ν	1	0	0	1	1 <mark>rt rt rt </mark> i8 i8 i8 i8 i8 i8 i8 i8
289 LDRPCI rd, [pc, #i8]	LDRPCI	Ν	Ν	0	1	0	0	1 <mark>rd rd rd i</mark> 8 i8 i8 i8 i8 i8 i8
473 STRI rt, [rn, #i5]	STRI	Ν	Ν	0	1	1	0	0 i5 i5 i5 i5 i <mark>rn rn rn rt rt rt</mark>
475 STRR rt, [rn, rm]	STRR	Ν	-	0	1	0	1	0 0 0 rm rm rm rn rn rt rt rt
473 STRSPI rt, [sp, #i8]	STRSPI	N	Ν	1	0	0	1	0 <mark>rt rt rt i</mark> 8 i8 i8 i8 i8 i8 i8
389 PUSH {lr}	PUSH	N	-	1	0	1	1	0 1 0 1 0 0 0 0 0 0 0
387 POP {pc}	POP	N	-	1	0	1	1	1 1 0 1 0 0 0 0 0 0 0
				15	14	13	12	11 10 9 8 7 6 5 4 3 2 1 0
239 BU <label></label>	BU	N	Υ	1	1	1	0	0 11 11 11 11 11 11 11
239 B{EQ,NE,LT,GT} <label< td=""><td>⊳BC</td><td>N</td><td>Υ</td><td>1</td><td>1</td><td>0</td><td>1 0</td><td>conconconi8 i8 i8 i8 i8 i8 i8 i8</td></label<>	⊳BC	N	Υ	1	1	0	1 0	conconconi8 i8 i8 i8 i8 i8 i8 i8
248 BL <label></label>	BL1	N	Υ	1	1	1	1	0 0 i10 i10 i10 i10 i10 i10 i10 i10 i10
248 No extra mnemonic	BL2	N	Υ	1	1	1	1	1 111 111 111 111 111 111 111 111 111 111
250 BR rm	BR	N	-	0	1	0	0	0 1 1 1 0 0 rm rm rm 0 0 0
503 svc #i8	SVC	N	Υ	1	1	0	1	1 1 1 1 i8 i8 i8 i8 i8 i8 i8 i8

Key: FlagsAre the condition flags set by this instruction?VIs this a signed operationrmSource register 1rnSource Register 2rdDestination registerrndSource and destination registerrtTarget register (= destination)iXImmediate with bit-length 'X'

cond Condition codes. "EQ, NE, LT, GE" only need to be supported.

Immediate is multiplied by 4 Immediate is multiplied by 4
Immediate is multiplied by 4
rd<- (0 – Rn)
Modified MOVR
Immediate is multiplied by 4 Immediate is multiplied by 4
Immediate is multiplied by 4 Push Ir Pop to pc
"EQ, NE, LT, GE" only need to be supported.
Modified BX prefix clash with BC '11011111' means do SVC instead

<u>Note</u>