
Concept: *virtualise* the memory

- We already virtualised the processor, but
 - 1. how do we segregate the processes in memory, and
 - why put up with this restriction?!
- In general, several layers of memory management
 - 1. hardware (RAM, MMU, MPU),
 - 2. kernel (address space protection and virtualisation), and
 - 3. user (allocation, deallocation, garbage collection),

supporting various use-cases, e.g.,

- 1. process manages memory process uses,
- 2. kernel manages memory kernel uses, and
- 3. kernel manages memory process uses,

warrant attention



Concept: virtualise the memory


- ▶ We already virtualised the processor, but
 - 1. how do we segregate the processes in memory, and
 - why put up with this restriction?!
- In general, several layers of memory management
 - 1. hardware (RAM, MMU, MPU), and
 - 2. kernel (address space protection and virtualisation),

supporting various use-cases, e.g.,

3. kernel manages memory process uses,

warrant attention ...


... but we'll consider a narrower remit.



Concept: virtualise the memory


- ▶ Specifically, we want processes to
 - appear to have dedicated access to the whole physical memory,
 - 2. have a larger footprint than physical memory if required,
 - be protected wrt. access to their regions of the physical memory,
 - 4. to share regions of physical memory if required,
 - 5. ..

so, the question is, how?



Definition (resolution, relocation etc.)

A (sub-)sequence of standard steps, implemented by a user mode tool-chain plus the kernel, translates a high-level program into a form ready for execution



noting that

- at various steps we might use an
 - abstract address, e.g., a symbol per

goto foo;

concrete address, e.g., a literal per

- abstract addresses are resolved into concrete addresses before execution, and
- ▶ addresses may be **relocated** (or moved, i.e., rewritten) before *or* during execution.



Definition (address stream etc.)

Although executed instructions provoke memory accesses, e.g.,




we can often ignore processes themselves, and instead focus on the resulting **address stream** (i.e., a sequence of addresses). An address stream will, *on average*, exhibit various properties:

- access locality, i.e., reuse of the same or "close" addresses, which implies a
- working set, denoted $W(P_i)$ for some process P_i , which captures the set of addresses, or portion of the address space, currently in use.

Definition (address space etc.)

Including a Memory Management Unit (MMU) per



allows transparent manipulation of the semantics of addresses and address spaces. Specifically,

- a virtual address relates to the processor view of a virtual address space (e.g., associated with a process), whereas
- a **physical address** relates to the memory view of *the* **physical address space** (i.e., the actual RAM) noting there is one virtual address space per process, and one physical address space period.


Concept (4)

- ▶ Goal: *use* the MMU to realise
 - 1. translation of virtual to physical addresses,
 - 2. **protection** e.g., of the virtual address space associated with one process against access from another, and
 - 3. **sharing** i.e., controlled non-protection of (or overlap between) address spaces and hence *virtualise* the physical memory.

Mechanism: software (1)

- ▶ Idea: no MMU!
 - no translation,
 - no protection.
- ► Features:

address space(s) translated	X
address space(s) protected	×
address space(s) virtualised	×
address space(s) non-contiguous	×
req. hardware support	X
req. software (kernel) support	X
req. software (user) support	×



Mechanism: software (2)


- ▶ Idea: no MMU!
 - still no translation: either
 - 1. linker or
 - 2. loader

relocates each address x wrt. some base b,

▶ still no protection: assumes process will be "honest" st. b < x < b + l.

► Features:

address space(s) translated	×	X
address space(s) protected	×	×
address space(s) virtualised	×	X
address space(s) non-contiguous	×	×
req. hardware support	×	X
req. software (kernel) support	×	✓
reg. software (user) support	✓	×



Mechanism: hardware-based per process segmentation (1)

- ► Idea: per process **segmented memory**.
 - maintain a base and limit register per process,
 - 2. enforce

$$b \le x < b + l$$

and relocate as before, or

3. enforce


$$0 \le x < l$$

and translate st.

$$x \mapsto b + x$$
.


► Features:

address space(s) translated	×	√
address space(s) protected	✓	✓
address space(s) virtualised	×	✓
address space(s) non-contiguous	×	×
req. hardware support	√	✓
req. software (kernel) support	✓	✓
req. software (user) support	✓	×




Mechanism: hardware-based per process segmentation (2)

► An implementation requires MMU-like hardware, e.g.,



Mechanism: hardware-based per process segmentation (2)


► An implementation requires MMU-like hardware, e.g.,





- ▶ Problem: where should we load \mathcal{P}_i .
- ► Solution: we need
 - 1. an allocation algorithm, e.g.,
 - first-fit,
 - best-fit,
 - worst-fit,
 - ...

and

a data structure to capture the current allocation state.









- ▶ Problem: where should we load \mathcal{P}_i .
- ▶ Solution: we need
 - 1. an allocation algorithm, e.g.,
 - first-fit,
 - best-fit,
 - worst-fit,
 - •••

and

2. a data structure to capture the current allocation state.









- ▶ Problem: where should we load \mathcal{P}_i .
- ▶ Solution: we need
 - 1. an allocation algorithm, e.g.,
 - first-fit,
 - best-fit,
 - worst-fit,

and

2. a data structure to capture the current allocation state.







- ► Problem:
 - cases st.

$$\sum_{i=0}^{i < n} |\mathbf{P}_i| > |\mathsf{MEM}|$$

or

2. cases st.


$$\exists i \text{ st. } |\mathbf{P}_i| > |\mathsf{MEM}|.$$

- ► Solution(s):
 - 1. swapping,
 - 2. some improvement to per process segmentation.

physical address space



 \mathbf{P}_0





- ► Problem:
 - 1. cases st.

$$\sum_{i=0}^{i < n} |\mathbf{P}_i| > |\mathsf{MEM}|$$

or


2. cases st.


$$\exists i \text{ st. } |\mathbf{P}_i| > |\mathsf{MEM}|.$$

- ► Solution(s):
 - 1. swapping,
 - 2. some improvement to per process segmentation.

physical address space







- ▶ Problem:
 - 1. cases st.

$$\sum_{i=0}^{i < n} |\mathbf{P}_i| > |\mathsf{MEM}|$$


or


2. cases st.

$$\exists i \text{ st. } |\mathbf{P}_i| > |\mathsf{MEM}|.$$

- ► Solution(s):
 - 1. swapping,
 - 2. some improvement to per process segmentation.

physical address space P_2 \mathbf{P}_1 P_3





 P_4

- ▶ Problem:
 - 1. cases st.

$$\sum_{i=0}^{i < n} |\mathbf{P}_i| > |\mathsf{MEM}|$$

or


2. cases st.

$$\exists i \text{ st. } |\mathbf{P}_i| > |\mathsf{MEM}|.$$

- ► Solution(s):
 - 1. swapping,
 - 2. some improvement to per process segmentation.


physical address space





P₃

 P_4



- ▶ Problem:
 - 1. cases st.

$$\sum_{i=0}^{i < n} |\mathbf{P}_i| > |\mathsf{MEM}|$$


or


2. cases st.

$$\exists i \text{ st. } |\mathbf{P}_i| > |\mathsf{MEM}|.$$

- ► Solution(s):
 - 1. swapping,
 - 2. some improvement to per process segmentation.


physical address space P2 P0






 P_4

- Problem: fragmentation, namely
 - 1. **internal** (i.e., *within* allocations), or
 - 2. **external** (i.e., *between* allocations).
- ► Solution(s):
 - compaction,
 - some improvement to per process segmentation.





Mechanism: hardware-based per segment segmentation (1)

- ► Idea: per segment segmented memory.
 - ► maintain a **segment table** *T* per process,
 - let $t = \log_2(|T|)$, check


$$0 \leq \mathrm{LSB}_{w-t}(x) < l[\mathrm{MSB}_t(x)],$$

and translate st.

$$x \mapsto b[MSB_t(x)] + LSB_{w-t}(x).$$

▶ Features:

address space(s) translated	√
address space(s) protected	✓
address space(s) virtualised	✓
address space(s) non-contiguous	✓
req. hardware support	V
req. software (kernel) support	✓
req. software (user) support	✓



Mechanism: hardware-based per segment segmentation (1)

- ► Idea: per segment segmented memory.
 - ► maintain a **segment table** *T* per process,
 - let $t = \log_2(|T|)$, check


$$0 \leq \mathrm{LSB}_{w-t}(x) < l[\mathrm{MSB}_t(x)],$$

and translate st.

$$x \mapsto b[MSB_t(x)] + LSB_{w-t}(x).$$


▶ Features:

address space(s) translated	
	٧.
address space(s) protected	✓
address space(s) virtualised	✓
address space(s) non-contiguous	✓
req. hardware support	√
req. software (kernel) support	✓
req. software (user) support	✓



Mechanism: hardware-based per segment segmentation (2)

An implementation requires MMU-like hardware, e.g.,




noting we could opt to index into the table via

1. one address, i.e., split address into a segment identifier and offset.

Mechanism: hardware-based per segment segmentation (2)

An implementation requires MMU-like hardware, e.g.,



noting we could opt to index into the table via

- 1. one address, i.e., split address into a segment identifier and offset, or
- 2. two address, i.e., a dedicated segment identifier and offset.

► Idea: paged memory.

- fix $l = \rho$, and divide
 - virtual address space(s) into pages,
 - physical address space into page frames

of *l* bytes in each case,

- ► maintain a **page table** *T* per process,
- let $t = \log_2(|T|)$, and translate st.

$$x \mapsto b[MSB_t(x)] \cdot l + LSB_{w-t}(x).$$

noting no check is required since

$$0 \le \mathrm{LSB}_{w-t}(x) < l$$

by definition.

Features:

address space(s) translated	_
address space(s) protected	✓
address space(s) virtualised	1
address space(s) non-contiguous	✓
req. hardware support	√
req. software (kernel) support	✓
req. software (user) support	✓


logical/virtual address space(s)

			-						-
L	_	_	_	_	_	_	_	_	Ц
Г			П	п		_	-		П
H	-	-	-	-	-	-	-	-	-
L	_	_	_	_	_	_	_	_	Ш
H	-	-	-	-	-	-	-	-	-
L	_	_	_	_	_		_	_	ч
				_	_				
٢	-	-	-	-	-	-	-	-	П
H	-	-	-	-	-	-	-	-	+

phys	ical
ıddress	space

L	-	 	_	_	_	_	J
							1
ı	-	 -	-	-	-	-	1
ŀ	-	 -	-	-	-	-	1
ŀ	-	 -	-	-	-	-	1
ŀ	-	 -	-	-	-	-	+
-		 -	-	-	-	-	$\frac{1}{2}$
ŀ		 	_	_	_	-	4
-		 	_	_	_	_	4
		 	_	_	_	_	1
							۱





► Idea: paged memory.

- fix $l = \rho$, and divide
 - virtual address space(s) into pages,
 - physical address space into page frames

of *l* bytes in each case,

- maintain a page table T per process,
- ▶ let $t = \log_2(|T|)$, and translate st.

$$x \mapsto b[MSB_t(x)] \cdot l + LSB_{w-t}(x).$$


noting no check is required since

$$0 \le \text{LSB}_{w-t}(x) < l$$

by definition.

► Features:

address space(s) translated	✓
address space(s) protected	✓
address space(s) virtualised	✓
address space(s) non-contiguous	✓
req. hardware support	✓
req. software (kernel) support	✓
req. software (user) support	✓



► Idea: paged memory.

- fix $l = \rho$, and divide
 - virtual address space(s) into pages,
 - physical address space into page frames

of *l* bytes in each case,

- maintain a page table T per process,
- let $t = \log_2(|T|)$, and translate st.

$$x \mapsto b[MSB_t(x)] \cdot l + LSB_{w-t}(x).$$


noting no check is required since

$$0 \le LSB_{w-t}(x) < l$$

by definition.

Features:

address space(s) translated	√
address space(s) protected	✓
address space(s) virtualised	✓
address space(s) non-contiguous	✓
req. hardware support	√
req. software (kernel) support	✓
req. software (user) support	✓



► Idea: paged memory.

- fix $l = \rho$, and divide
 - virtual address space(s) into pages,
 - physical address space into page frames

of *l* bytes in each case,

- maintain a page table T per process,
- let $t = \log_2(|T|)$, and translate st.

$$x \mapsto b[MSB_t(x)] \cdot l + LSB_{w-t}(x).$$


noting no check is required since

$$0 \le \mathrm{LSB}_{w-t}(x) < l$$


by definition.

► Features:

address space(s) translated	√
address space(s) protected	✓
address space(s) virtualised	✓
address space(s) non-contiguous	✓
req. hardware support	√
req. software (kernel) support	✓
req. software (user) support	✓




► An implementation requires MMU-like hardware, e.g.,




noting the page table consists of Page Table Entries (PTEs).

► Improvement #1: since the page table is *large*, we could




- 1. store the page table in memory,
- 2. point at the page table with a Page Table Register (PTR), and
- 3. use a τ -entry **Translation Look-aside Buffer (TLB)** to cache the page table, noting
 - I flush the TLB during a context switch, or
 - include a process identifier as a disambiguation tag,
 - st. cached PTEs for one process cannot be used by another.

► Improvement #1: since the page table is *large*, we could




- 1. store the page table in memory,
- 2. point at the page table with a Page Table Register (PTR), and
- 3. use a τ -entry **Translation Look-aside Buffer (TLB)** to cache the page table, noting
 - I flush the TLB during a context switch, or
 - include a process identifier as a disambiguation tag,
 - st. cached PTEs for one process cannot be used by another.

► Improvement #1: since the page table is *large*, we could



- 1. store the page table in memory,
- 2. point at the page table with a Page Table Register (PTR), and
- 3. use a τ -entry **Translation Look-aside Buffer (TLB)** to cache the page table, noting
 - I flush the TLB during a context switch, or
 - include a process identifier as a disambiguation tag,
 - st. cached PTEs for one process cannot be used by another.

► Improvement #2: since the page table is *sparse*, we could




- 1. store the page table as a λ -level tree (vs. a list),
- 2. decompose original page number to index into each level, i.e.,

	w - t bits		
t ₁ bits	t ₂ bits	t _n bits	$w - \sum_{i=1}^{i \le n} t_i$ bits
level-1 page	level-2 page	 level-n page	offset

3. use a valid flag to indicate whether or not a sub-tree exists.

► Improvement #2: since the page table is *sparse*, we could




- 1. store the page table as a λ -level tree (vs. a list),
- 2. decompose original page number to index into each level, i.e.,

	w - t bits		
t ₁ bits	t ₂ bits	t _n bits	$w - \sum_{i=1}^{i \le n} t_i$ bits
level-1 page	level-2 page	 level-n page	offset

3. use a valid flag to indicate whether or not a sub-tree exists.

- ▶ ... but, we need to
 - 1. select various (non-independent) parameters,
 - 2. consider how to interface with the wider memory hierarchy, and
 - 3. handle various exceptions appropriately.



- ▶ ... but, we need to
 - 1. select various (non-independent) parameters,
 - consider how to interface with the wider memory hierarchy, and
 - 3. handle various exceptions appropriately.

- any given cache could potentially be placed before (i.e., deal with virtual addresses) or after (i.e., deal with physical addresses) the MMU,
- it can make sense to align the page size with the swap space (i.e., disk) transfer size.

- ▶ ... but, we need to
 - 1. select various (non-independent) parameters,
 - consider how to interface with the wider memory hierarchy, and
 - 3. handle various exceptions appropriately.

```
page is in memory page table entry isn't in TLB
    soft TLB miss
                          page isn't in memory
   hard TLB miss
                         page table entry isn't in TLB
                          page isn't in memory
invalid page fault
                         page isn't valid in page table
                         page is in memory page isn't valid in page table
   soft page fault
                          page isn't in memory
  hard page fault
                          page is valid in page table
                         fails some check wrt. meta-data
       access fault
```

Implementation: ARMv7-A (1)

- ► ARMv7-A supports *two* (very flexible) mechanisms via
 - 1. the Protected Memory System Architecture (PMSA) [5, Chapter B5] and
 - 2. the Virtual Memory System Architecture (VMSA) [5, Chapter B3]

both of which are controlled via the co-processor interface [5, Chapters B4 and B6].

Implementation: ARMv7-A (2) VMSA

- Some details:
 - 1. It supports
 - a 32-bit virtual address space, and
 - upto a 40-bit physical address space

with the latter realised via the Large Physical Address Extension (LPAE) ...

2. ... and so two PTE formats [5, Section B3.3], namely

$$\begin{array}{lll} \mbox{long} & \Rightarrow & \mbox{64-bit PTE} & \left\{ \begin{array}{ll} \mbox{upto $\lambda = 3$ levels} \\ \mbox{translates 32-bit to 40-bit address spaces at 4KiB granularity} \right. \\ \mbox{short} & \Rightarrow & \mbox{32-bit PTE} & \left\{ \begin{array}{ll} \mbox{upto $\lambda = 2$ levels} \\ \mbox{translates 32-bit to 32-bit address spaces at 4KiB granularity} \right. \\ \mbox{short} & \Rightarrow & \mbox{32-bit PTE} & \left\{ \begin{array}{ll} \mbox{upto $\lambda = 2$ levels} \\ \mbox{translates 32-bit to 40-bit address spaces at 16MiB granularity} \right. \\ \end{array}$$

plus per-level variants of each.

Implementation: ARMv7-A (2) VMSA

Some details:


3. It supports four page sizes [5, Section B3.3]

4. It uses two PTRs named TTBR0 and TTBR1, selecting one via TTBCR.

Example

Consider a (simple) example where we set $\lambda = 2$, utilise short PTEs only, utilise small pages only, and ignore functionality such as ASID.

The (general) 2-level page table organisation can be described as follows



although in this (specific) example, all level-1 PTEs will point to a level-2 page table, and all level-2 PTEs will point to a small page by definition.

Example

Consider a (simple) example where we set $\lambda = 2$, utilise short PTEs only, utilise small pages only, and ignore functionality such as ASID.

The format of (short) PTEs

▶ at level-1 [5, Figure B3-4] is



and

▶ at level-2 [5, Figure B3-5] is



Example

Consider a (simple) example where we set λ = 2, utilise short PTEs only, utilise small pages only, and ignore functionality such as ASID.

To load from some virtual address x, we proceed as follows:

```
if PTE E for x is resident in the appropriate TLB(s) then
      if access control check for x and E passes then
          load from MEM[E[PA] + x_{11,...,0}]
      else
          raise exception
      end
   else
      if if MSB_n(x) = 0 then
          load level-1 entry E_1 from MEM[TTBR0 + x_{31,...,20}]
      else
          load level-1 entry E_1 from MEM[TTBR1 + x_{31,...,20}]
      end
      if E_1 is invalid or access control check fails then raise exception
      load level-2 entry E_2 from MEM[E_1[PA] + x_{19}]_{12}
14
      if E<sub>2</sub> is invalid or access control check fails then raise exception
      load from MEM[E_2[PA] + x_{11,...,0}]
      update TLB(s)
18 end
```

Continued in next lecture ...

- Wikipedia: Memory management. https://en.wikipedia.org/wiki/Memory_management.
- [2] Wikipedia: Memory segmentation. https://en.wikipedia.org/wiki/Memory_segmentation.
- [3] Wikipedia: Translation Look-aside Buffer (TLB). https://en.wikipedia.org/wiki/Translation_lookaside_buffer.
- [4] Wikipedia: Virtual memory. https://en.wikipedia.org/wiki/Virtual_memory.
- [5] ARM Limited. ARM Architecture Reference Manual: ARMv7-A and ARMv7-R edition. Technical Report DDI-0406C, 2014. http://infocenter.arm.com/help/topic/com.arm.doc.ddi0406c/index.html.
- [6] M. Gorman. Understanding the Linux Virtual Memory Manager. Prentice Hall, 2004. http://www.kernel.org/doc/gorman/.
- [7] A. Silberschatz, P.B. Galvin, and G. Gagne. Chapter 8: Memory management strategies. In Operating System Concepts [9].



References

- [8] A. Silberschatz, P.B. Galvin, and G. Gagne. Chapter 9: Virtual-memory management. In Operating System Concepts [9].
- [9] A. Silberschatz, P.B. Galvin, and G. Gagne. Operating System Concepts. Wiley, 9th edition, 2014.
- [10] A. N. Sloss, D. Symes, and C. Wright. ARM System Developer's Guide: Designing and Optimizing System Software. Elsevier, 2004.
- [11] A. N. Sloss, D. Symes, and C. Wright. Chapter 13: Memory protection units. In ARM System Developer's Guide: Designing and Optimizing System Software [10].
- [12] A. N. Sloss, D. Symes, and C. Wright. Chapter 14: Memory management units. In ARM System Developer's Guide: Designing and Optimizing System Software [10].
- [13] A.S. Tanenbaum and H. Bos. Chapter 3: Memory managament. In Modern Operating Systems. Pearson, 4th edition, 2015.