
Analysis of LU Decomposition on UMS

Manish Kochhal

In this report, I will analyze the performance evaluations of LU decomposition in the following scenarios:-

1. One PE, largest square matrix to fit in local memory.
2. One PE, largest square matrix to fit in SDRAM.
3. *Block Decomposition*
 - 3.1. PE to do data transfer from SDRAM.
 - 3.2. MTE to do data transfer from SDRAM.
4. *Cyclic Decomposition*
 - 4.1. PE to do data transfer from SDRAM.
 - 4.2. MTE to do data transfer from SDRAM.

I. One PE, largest square matrix to fit in local memory

The UMS has a number of Quads, each Quad having 4 PES, a 32 KB of instruction memory/cache and a 64 KB of data memory/cache.

a) UMS Statistics

Matrix Size	Active Cycles	Delay Cycles	Read Wait Cycles	Instruction Cache Misses
<i>4 x 4</i>	<i>379586</i>	<i>1950</i>	<i>275750</i>	<i>215</i>
<i>24 x 24</i>	<i>3665583</i>	<i>1300</i>	<i>2548550</i>	<i>219</i>
<i>48 x 48</i>	<i>24487775</i>	<i>1560</i>	<i>16816150</i>	<i>219</i>
<i>96 x 96</i>	<i>183938399</i>	<i>1560</i>	<i>125529750</i>	<i>219</i>
<i>128 x 128</i>	<i>429876354</i>	<i>1560</i>	<i>292901950</i>	<i>219</i>

Data Cache Misses = 0

b) Local Bus Statistics

Matrix Size	Local Bus Utilization	Local Bus Read Transactions	Local Bus Read Bytes	Local Bus Write Transactions	Local Bus Write Bytes
<i>4 x 4</i>	<i>1.051 %</i>	<i>2834</i>	<i>4807</i>	<i>1156</i>	<i>4264</i>
<i>24 x 24</i>	<i>1.531%</i>	<i>39032</i>	<i>104134</i>	<i>17105</i>	<i>68051</i>
<i>48 x 48</i>	<i>1.626 %</i>	<i>277600</i>	<i>773054</i>	<i>120689</i>	<i>482387</i>
<i>96 x 96</i>	<i>1.662%</i>	<i>2135400</i>	<i>6029982</i>	<i>922289</i>	<i>3688787</i>
<i>128 x 128</i>	<i>1.671%</i>	<i>5017938</i>	<i>14212681</i>	<i>2163278</i>	<i>8652734</i>

c) DRAM Statistics

Matrix Size	Read data Transactions	Read Bytes	Read Page Misses	Write data Transactions	Write Bytes	Write Page Misses
4 x 4	1590	11411	185	1098	4060	106
24 x 24	12958	56986	193	11907	47287	59
48 x 48	84296	342338	186	81515	325719	107
96 x 96	627864	2516610	227	618171	2472343	54
128 x 128	1464725	5864045	189	1447864	5791106	106

d) Total Simulation Time

Matrix Size	Total Simulation Cycles
4 x 4	379607
24 x 24	3665596
48 x 48	24487815
96 x 96	183938409
128 x 128	429876395

II. One PE, largest square matrix to fit in SDRAM

a. UMS Statistics

Matrix Size	Active Cycles	Delay Cycles	Read Wait Cycles	Instruction Cache Misses
4 x 4	391818	2210	286950	217
24 x 24	6385503	1820	5254150	219
48 x 48	46461313	1690	38699550	219
96 x 96	360608301	1430	301545550	219
128 x 128	849168852	1690	710681350	219

Data Cache Misses = 0

b. Local Bus Statistics





Matrix Size	Local Bus Utilization	Local Bus Read Transactions	Local Bus Read Bytes	Local Bus Write Transactions	Local Bus Write Bytes
4 x 4	1.033%	2892	4815	1156	4264
24 x 24	1.091%	52564	104150	17105	68051
48 x 48	1.093%	387018	773058	120689	482387
96 x 96	1.092%	3015478	6029978	922289	3688787
128 x 128	1.092%	7106836	14212685	2163278	8652734




c. DRAM Statistics

Matrix Size	Read data Transactions	Read Bytes	Read Page Misses	Write data Transactions	Write Bytes	Write Page Misses
4 x 4	1648	11699	252	1134	4204	148
24 x 24	26486	111098	13399	17083	67991	8903
48 x 48	193713	780006	37932	120667	482327	26596
96 x 96	1507943	6036926	372308	922267	3688727	208814
128 x 128	3553622	14219633	834542	2163256	8652674	491042

d. Total Simulation Time

Matrix Size	Total Simulation Cycles
4 x 4	391833
24 x 24	6385539
48 x 48	46461350
96 x 96	360608307
128 x 128	849168860





III. Block Decomposition

1. Using MTE to do data Transfer

a. UMS Statistics

Matrix Size	Processor	Active Cycles	Delay Cycles	Read Wait Cycles	Instruction Cache Misses
16 x 16	PE 0	5712846	524550	3975100	320
	PE 1	5712846	971100	3428900	77
	PE 2	5712846	961285	3439850	61
	PE 3	5712846	959530	3449500	59
48 x 48	PE 0	73758158	4074525	55586000	320
	PE 1	73758158	13056940	43353100	77
	PE 2	73758158	12920635	43208700	61
	PE 3	73758158	12902825	43077050	59
64 x 64	PE 0	164120601	8514935	124627600	323
	PE 1	164120601	29303430	96136150	80
	PE 2	164120601	29029130	95710200	63
	PE 3	164120601	29028220	95316350	61

96 x 96	PE 0	524928161	26013130	401176400	323
	PE 1	524928161	94450265	306500800	79
	PE 2	524928161	93628860	304855000	63
	PE 3	524928161	93745340	303300700	61
128 x 128	PE 0	1215669483	59270640	931469600	323
	PE 1	1215669483	219457680	708826950	80
	PE 2	1215669483	217593090	704760800	64
	PE 3	1215669483	217928815	700930200	61

Data Cache Misses = 0

b. Local Bus Statistics

Matrix Size	Processor	Local Bus Utilization	Local Bus Read Transactions	Local Bus Read Bytes	Local Bus Write Transactions	Local Bus Write Bytes
16 x 16	PE 0	3.358 %	43317	85633	9723	38067
	PE 1		37505	76837	3372	13272
	PE 2		38919	80561	4184	16520
	PE 3		40269	83773	4868	19256
48 x 48	PE 0	3.353%	571503	1164869	141235	564115
	PE 1		464993	987429	26364	105240
	PE 2		476299	1033705	33984	135720
	PE 3		482619	1059641	38148	152376
64 x 64	PE 0	3.364%	1278127	2610221	317215	1268035
	PE 1		1032805	2202413	53908	215416
	PE 2		1057865	2309237	70596	282168
	PE 3		1070865	2367365	79092	316152
96 x 96	PE 0	3.378%	4109722	8404353	1019543	4077347
	PE 1		3300347	7064121	159652	638392
	PE 2		3381629	7420701	213484	853720
	PE 3		3422657	7613829	239668	958456
128 x 128	PE 0	3.386%	9539955	19518536	2362284	9448302
	PE 1		7642249	16384213	357684	1430520
	PE 2		7833993	17230613	484244	1936760
	PE 3		7929607	17688145	545268	2180856

Matrix Size	Memory Transfer Units	Local Bus Utilization	Local Bus Read Transactions	Local Bus Read Bytes	Local Bus Write Transactions	Local Bus Write Bytes
16 x 16	MTE 0	3.358%	43317	85633	9723	38067
	MTE 1		37505	76837	3372	13272
	MTE 2		38919	80561	4184	16520
	MTE 3		40269	83773	4868	19256
48 x 48	MTE 0	3.353%	36948	183144	22542	180024
	MTE 1		35196	183144	22542	180024
	MTE 2		40452	183144	22542	180024
	MTE 3		35196	183144	22542	180024
64 x 64	MTE 0	3.364%	86896	430560	53352	426400
	MTE 1		82768	430560	53352	426400
	MTE 2		95152	430560	53352	426400
	MTE 3		82768	430560	53352	426400
96 x 96	MTE 0	3.378%	291624	1444560	179868	1438320
	MTE 1		277752	1444560	179868	1438320
	MTE 2		319368	1444560	179868	1438320
	MTE 3		319368	1444560	179868	1438320
128 x 128	MTE 0	3.386%	689888	3417024	426192	3408704
	MTE 1		657056	3417024	426192	3408704
	MTE 2		755552	3417024	426192	3408704
	MTE 3		657056	3417024	426192	3408704

Total Local Bus Cycles

Matrix Size	Local Bus Read Transactions	Local Bus Read Bytes	Local Bus Write Transactions	Local Bus Write Bytes
16 x 16	166266	358004	25579	114155
48 x 48	2143206	4978220	329899	1677547
64 x 64	4787246	11211476	734219	3787371
96 x 96	15380851	36281244	2351819	12281195
128 x 128	35705356	84489603	5454248	28631254

c. DRAM Statistics

Matrix Size	Processor	Read Data Transactions	Read Bytes	Read Page Misses	Write Data Transactions	Write Bytes	Write Page Misses
16 x 16	PE 0	19684	85701	2475	9323	36507	266
	PE 1	16875	69209	1861	2767	10852	246
	PE 2	16771	68345	3123	3403	13396	1018
	PE 3	16651	67809	3128	3975	15684	1182

48 x 48	PE 0	277631	1117489	111282	136447	545003	63670
	PE 1	216423	867401	67452	16475	65684	504
	PE 2	215532	863389	56510	20687	82532	771
	PE 3	214707	860033	30084	23171	92468	908
64 x 64	PE 0	622816	2498313	273730	306983	1227155	152088
	PE 1	480291	1922957	179650	31617	126252	551
	PE 2	477983	1913249	39472	40305	161004	1023
	PE 3	475866	1904725	141603	44897	179372	819
96 x 96	PE 0	2005454	8028865	624908	988411	3952867	276532
	PE 1	1532016	6129829	214806	87757	350812	1531
	PE 2	1523649	6095913	98244	114612	458236	5372
	PE 3	1515703	6064073	166147	127645	510364	112061
128 x 128	PE 0	4656847	18634428	1472082	2292204	9168030	621035
	PE 1	3543565	14176053	572662	190745	762764	8402
	PE 2	3523060	14093585	226999	253177	1012492	8503
	PE 3	3503776	14016365	402548	282841	1131148	261390
Matrix Size	Memory Transfer Units	Read Data Transactions	Read Bytes	Read Page Misses	Write Data Transactions	Write Bytes	Write Page Misses
16 x 16	MTE 0	144	4608	20	80	2560	10
	MTE 1	126	4032	19	96	3072	12
	MTE 2	180	5760	23	48	1536	6
	MTE 3	126	4032	15	96	3072	12
48 x 48	MTE 0	3504	112128	111	2160	69120	45
	MTE 1	3066	98112	105	2592	82944	76
	MTE 2	4380	140160	147	1296	41472	33
	MTE 3	3066	98112	81	2592	82944	87
64 x 64	MTE 0	8320	264192	176	5160	163840	80
	MTE 1	7280	231168	152	6192	196608	113
	MTE 2	10400	330240	208	3096	98304	48
	MTE 3	7280	231168	136	6192	196608	96
96 x 96	MTE 0	27840	887808	528	17340	552960	240
	MTE 1	24360	776832	456	20808	663552	372
	MTE 2	34800	1109760	624	10404	331776	168
	MTE 3	24360	776832	384	20808	663552	348
128 x 128	MTE 0	65792	2101248	1152	41040	1310720	720
	MTE 1	57568	1838592	1008	49248	1572864	864
	MTE 2	82240	2626560	1440	24624	786432	432
	MTE 3	57568	1838592	1008	49248	1572864	864

Total DRAM Cycles

Matrix Size	Read Data Transactions	Read Bytes	Read Page Misses	Write Data Transactions	Write Bytes	Write Page Misses
16 x 16	70557	309496	10664	19788	86679	2752
48 x 48	938309	4156824	265772	205420	1062167	66094
64 x 64	2090236	9296012	635127	444442	2349143	154818
96 x 96	6688182	29869912	1106097	1387785	7484119	396624
128 x 128	15490416	69325423	2678899	3183127	17317314	902210

d. Total Simulation Time

Matrix Size	Total Simulation Cycles
16 x 16	5712887
48 x 48	73758172
64 x 64	164120626
96 x 96	524928175
128 x 128	1215669525

2. Using PE to do data Transfer

a. UMS Statistics

Matrix Size	Processor	Active Cycles	Delay Cycles	Read Wait Cycles	Instruction Cache Misses
16 x 16	PE 0	6076817	593190	4155200	310
	PE 1	6076817	1024660	3576600	79
	PE 2	6076817	1007890	3549450	60
	PE 3	6076817	995345	3524350	59
48 x 48	PE 0	108690794	10149750	75760900	310
	PE 1	108690794	18220800	63476850	79
	PE 2	108690794	17175665	63280600	61
	PE 3	108690794	16245645	63100650	59
64 x 64	PE 0	250515771	23527725	174611050	313
	PE 1	250515771	42052075	146092850	79
	PE 2	250515771	39512915	145642050	64
	PE 3	250515771	37247990	145223250	61
96 x 96	PE 0	823653578	77879165	574253450	313
	PE 1	823653578	138429525	479836550	80
	PE 2	823653578	129735905	478437750	64
	PE 3	823653578	93745340	477141300	61
128 x 128	PE 0	1929519970	183164930	1345281900	313
	PE 1	1929519970	324464140	1123536950	79

	<i>PE 2</i>	<i>1929519970</i>	<i>303727645</i>	<i>1120354700</i>	<i>64</i>
	<i>PE 3</i>	<i>1929519970</i>	<i>285190230</i>	<i>1117409600</i>	<i>60</i>

Data Cache Misses = 0

b. Local Bus Statistics

Matrix Size	Processor	Local Bus Utilization	Local Bus Read Transactions	Local Bus Read Bytes	Local Bus Write Transactions	Local Bus Write Bytes
<i>16 x 16</i>	<i>PE 0</i>	<i>3.132%</i>	<i>45391</i>	<i>90141</i>	<i>9835</i>	<i>38515</i>
	<i>PE 1</i>		<i>39213</i>	<i>80901</i>	<i>3652</i>	<i>14392</i>
	<i>PE 2</i>		<i>40501</i>	<i>84661</i>	<i>4632</i>	<i>18312</i>
	<i>PE 3</i>		<i>41607</i>	<i>87673</i>	<i>5484</i>	<i>21720</i>
<i>48 x 48</i>	<i>PE 0</i>	<i>2.994%</i>	<i>778349</i>	<i>1588809</i>	<i>153859</i>	<i>614611</i>
	<i>PE 1</i>		<i>676333</i>	<i>1430389</i>	<i>57924</i>	<i>231480</i>
	<i>PE 2</i>		<i>692219</i>	<i>1495857</i>	<i>84480</i>	<i>337704</i>
	<i>PE 3</i>		<i>703015</i>	<i>1540777</i>	<i>107580</i>	<i>430104</i>
<i>64 x 64</i>	<i>PE 0</i>	<i>2.987%</i>	<i>1790049</i>	<i>3658201</i>	<i>348383</i>	<i>1392707</i>
	<i>PE 1</i>		<i>1556303</i>	<i>3297217</i>	<i>131828</i>	<i>527096</i>
	<i>PE 2</i>		<i>1592923</i>	<i>3450841</i>	<i>195268</i>	<i>780856</i>
	<i>PE 3</i>		<i>1617509</i>	<i>3555821</i>	<i>250516</i>	<i>1001848</i>
<i>96 x 96</i>	<i>PE 0</i>	<i>2.986%</i>	<i>5881089</i>	<i>12027977</i>	<i>1127735</i>	<i>4510115</i>
	<i>PE 1</i>		<i>5113515</i>	<i>10850345</i>	<i>430132</i>	<i>1720312</i>
	<i>PE 2</i>		<i>5237023</i>	<i>11370385</i>	<i>646252</i>	<i>2584792</i>
	<i>PE 3</i>		<i>5319907</i>	<i>11726233</i>	<i>834724</i>	<i>3338680</i>
<i>128 x 128</i>	<i>PE 0</i>	<i>2.986%</i>	<i>13773849</i>	<i>28177440</i>	<i>2621228</i>	<i>10484078</i>
	<i>PE 1</i>		<i>11977825</i>	<i>25432773</i>	<i>1005044</i>	<i>4019960</i>
	<i>PE 2</i>		<i>12271743</i>	<i>26669825</i>	<i>1520020</i>	<i>6079864</i>
	<i>PE 3</i>		<i>12469493</i>	<i>27517933</i>	<i>1969460</i>	<i>7877624</i>

Total Local Bus Cycles

Matrix Size	Local Bus Read Transactions	Local Bus Read Bytes	Local Bus Write Transactions	Local Bus Write Bytes
<i>16 x 16</i>	<i>166712</i>	<i>343376</i>	<i>23603</i>	<i>92939</i>
<i>48 x 48</i>	<i>2849916</i>	<i>6055832</i>	<i>403843</i>	<i>1613899</i>
<i>64 x 64</i>	<i>6556784</i>	<i>13962080</i>	<i>925995</i>	<i>3702507</i>
<i>96 x 96</i>	<i>21551534</i>	<i>45974940</i>	<i>3038843</i>	<i>12153899</i>
<i>128 x 128</i>	<i>50492910</i>	<i>107797971</i>	<i>7115752</i>	<i>28461526</i>

c. DRAM Statistics

Matrix Size	PEs	Read Data Transactions	Read Bytes	Read Page Misses	Write Data Transactions	Write Bytes	Write Page Misses
16 x 16	PE 0	20559	88921	1237	9227	36123	263
	PE 1	17631	72289	940	2399	9380	226
	PE 2	17315	70493	1621	2763	10836	566
	PE 3	17029	69321	1515	3063	12036	582
48 x 48	PE 0	378500	1520685	127789	142303	568427	63407
	PE 1	317050	1269965	81740	27659	110420	435
	PE 2	315884	1264797	92359	37199	148580	13301
	PE 3	314827	1260513	39426	45011	179828	2490
64 x 64	PE 0	872720	3497649	315934	321959	1287059	151640
	PE 1	730069	2922041	254565	60865	243244	13160
	PE 2	727644	2911921	75620	83825	335084	924
	PE 3	725402	2902869	186628	102689	410540	24224
96 x 96	PE 0	2870804	11489985	763943	1041595	4165603	285598
	PE 1	2398718	9596665	336186	193069	772060	20637
	PE 2	2391544	9567521	324775	272053	1087996	43594
	PE 3	2384924	9540957	343334	337213	1348636	163009
128 x 128	PE 0	6725863	26910212	1754093	2420460	9681054	646038
	PE 1	5617152	22470373	787722	445849	1783180	55423
	PE 2	5601037	22405493	748635	635129	2540300	79092
	PE 3	5586158	22345865	694031	791640	3166348	356281

Total DRAM Cycles

Matrix Size	Read Data Transactions	Read Bytes	Read Page Misses	Write Data Transactions	Write Bytes	Write Page Misses
16 x 16	72534	301024	5313	17452	68375	1637
48 x 48	1326261	5315960	341314	252172	1007255	79633
64 x 64	3055835	12234480	832747	569338	2275927	189948
96 x 96	10045990	40195128	1768238	1843930	7374295	512838
128 x 128	23530210	94131943	3984481	4293078	17170882	1136834

d. Total Simulation Time

Matrix Size	Total Simulation Cycles
16 x 16	6076840
48 x 48	108690823
64 x 64	250515779

96×96	823653599
128×128	1929519974

IV. Cyclic Decomposition

1. Using MTE to do data Transfer

a. UMS Statistics

Matrix Size	Processor	Active Cycles	Delay Cycles	Read Wait Cycles	Instruction Cache Misses
16×16	PE 0	5667790	209170	4136450	319
	PE 1	5667790	822900	3395450	82
	PE 2	5667790	845845	3373450	73
	PE 3	5667790	895895	3325250	73
48×48	PE 0	69005609	1787760	53025450	319
	PE 1	69005609	11356735	40528750	83
	PE 2	69005609	11367590	40500100	73
	PE 3	69005609	11399635	40450700	72
64×64	PE 0	149065401	3669445	115583100	319
	PE 1	149065401	25073360	87385150	85
	PE 2	149065401	25076285	87347050	73
	PE 3	149065401	25091365	87299350	72
96×96	PE 0	460003442	10555220	359973450	319
	PE 1	460003442	78973505	269097750	85
	PE 2	460003442	78963365	269029100	73
	PE 3	460003442	78927615	268983500	73
128×128	PE 0	1044310925	23560680	820737950	319
	PE 1	1044310925	180975535	610161150	84
	PE 2	1044310925	180867310	610121050	72
	PE 3	1044310925	180749855	610088150	73

Data Cache Misses = 0

b. Local Bus Statistics

Matrix Size	Processor	Local Bus Utilization	Local Bus Read Transactions	Local Bus Read Bytes	Local Bus Write Transactions	Local Bus Write Bytes
16×16	PE 0	3.553%	45705	92969	15517	61243
	PE 1		37437	76397	5414	21440
	PE 2		38273	78237	5450	21584

	<i>PE 3</i>		<i>39993</i>	<i>81821</i>	<i>5490</i>	<i>21744</i>
<i>48 x 48</i>	<i>PE 0</i>	<i>3.442%</i>	<i>580723</i>	<i>1246477</i>	<i>184262</i>	<i>736223</i>
	<i>PE 1</i>		<i>440693</i>	<i>935421</i>	<i>38875</i>	<i>155284</i>
	<i>PE 2</i>		<i>442325</i>	<i>940341</i>	<i>39355</i>	<i>157204</i>
	<i>PE 3</i>		<i>444555</i>	<i>946385</i>	<i>39811</i>	<i>159028</i>
<i>64 x 64</i>	<i>PE 0</i>	<i>3.442%</i>	<i>1269475</i>	<i>2741245</i>	<i>397124</i>	<i>1587671</i>
	<i>PE 1</i>		<i>951383</i>	<i>2031921</i>	<i>75603</i>	<i>302196</i>
	<i>PE 2</i>		<i>953471</i>	<i>2039073</i>	<i>76419</i>	<i>305460</i>
	<i>PE 3</i>		<i>956615</i>	<i>2048241</i>	<i>77365</i>	<i>309244</i>
<i>96 x 96</i>	<i>PE 0</i>	<i>3.446%</i>	<i>3962149</i>	<i>8604001</i>	<i>1222803</i>	<i>4890387</i>
	<i>PE 1</i>		<i>2936275</i>	<i>6311113</i>	<i>209492</i>	<i>837752</i>
	<i>PE 2</i>		<i>2941665</i>	<i>6328661</i>	<i>211652</i>	<i>846392</i>
	<i>PE 3</i>		<i>2946153</i>	<i>6344261</i>	<i>213764</i>	<i>854840</i>
<i>128 x 128</i>	<i>PE 0</i>	<i>3.450%</i>	<i>9057825</i>	<i>19735784</i>	<i>2773663</i>	<i>11093818</i>
	<i>PE 1</i>		<i>6668269</i>	<i>14378653</i>	<i>451247</i>	<i>1804772</i>
	<i>PE 2</i>		<i>6675329</i>	<i>14404869</i>	<i>455200</i>	<i>1820584</i>
	<i>PE 3</i>		<i>6681267</i>	<i>14428649</i>	<i>458942</i>	<i>1835552</i>

Matrix Size	MTCs	Local Bus Utilization	Local Bus Read Transactions	Local Bus Read Bytes	Local Bus Write Transactions	Local Bus Write Bytes
<i>16 x 16</i>	<i>MTE 0</i>	<i>3.553%</i>	<i>1656</i>	<i>6672</i>	<i>780</i>	<i>6192</i>
	<i>MTE 1</i>		<i>840</i>	<i>6672</i>	<i>780</i>	<i>6192</i>
	<i>MTE 2</i>		<i>1656</i>	<i>6672</i>	<i>780</i>	<i>6192</i>
	<i>MTE 3</i>		<i>840</i>	<i>6672</i>	<i>780</i>	<i>6192</i>
<i>48 x 48</i>	<i>MTE 0</i>	<i>3.442%</i>	<i>33096</i>	<i>132720</i>	<i>16212</i>	<i>129360</i>
	<i>MTE 1</i>		<i>16632</i>	<i>132720</i>	<i>16212</i>	<i>129360</i>
	<i>MTE 2</i>		<i>33096</i>	<i>132720</i>	<i>16212</i>	<i>129360</i>
	<i>MTE 3</i>		<i>16632</i>	<i>132720</i>	<i>16212</i>	<i>129360</i>
<i>64 x 64</i>	<i>MTE 0</i>	<i>3.442%</i>	<i>75168</i>	<i>301248</i>	<i>37008</i>	<i>295488</i>
	<i>MTE 1</i>		<i>37728</i>	<i>301248</i>	<i>37008</i>	<i>295488</i>
	<i>MTE 2</i>		<i>75168</i>	<i>301248</i>	<i>37008</i>	<i>295488</i>
	<i>MTE 3</i>		<i>37728</i>	<i>301248</i>	<i>37008</i>	<i>295488</i>
<i>96 x 96</i>	<i>MTE 0</i>	<i>3.446%</i>	<i>242736</i>	<i>972192</i>	<i>120120</i>	<i>959712</i>
	<i>MTE 1</i>		<i>121680</i>	<i>972192</i>	<i>120120</i>	<i>959712</i>
	<i>MTE 2</i>		<i>242736</i>	<i>972192</i>	<i>120120</i>	<i>959712</i>
	<i>MTE 3</i>		<i>121680</i>	<i>972192</i>	<i>120120</i>	<i>959712</i>
<i>128 x 128</i>	<i>MTE 0</i>	<i>3.450%</i>	<i>562496</i>	<i>2252160</i>	<i>279072</i>	<i>2230400</i>
	<i>MTE 1</i>		<i>281792</i>	<i>2252160</i>	<i>279072</i>	<i>2230400</i>
	<i>MTE 2</i>		<i>562496</i>	<i>2252160</i>	<i>279072</i>	<i>2230400</i>
	<i>MTE 3</i>		<i>281792</i>	<i>2252160</i>	<i>279072</i>	<i>2230400</i>

Total Local Bus Cycles

Matrix Size	Local Bus Read Transactions	Local Bus Read Bytes	Local Bus Write Transactions	Local Bus Write Bytes
16 x 16	166400	356112	34991	150779
48 x 48	2007752	4599504	367151	1725179
64 x 64	4356736	10065472	774543	3686523
96 x 96	13515074	31476804	2338191	11268219
128 x 128	30771266	71956595	5255340	25476326

c. DRAM Statistics

Matrix Size	PEs	Read Data Transactions	Read Bytes	Read Page Misses	Write Data Transactions	Write Bytes	Write Page Misses
16 x 16	PE 0	20574	89233	1506	14572	57507	499
	PE 1	16643	68421	1410	4868	19260	573
	PE 2	16362	67045	4583	4873	19276	1766
	PE 3	15766	64661	4626	4877	19292	1916
48 x 48	PE 0	264287	1064085	74834	170983	683151	46314
	PE 1	201366	807341	29820	28108	112216	11808
	PE 2	201031	805721	21009	28308	113016	2875
	PE 3	200461	803413	9585	28496	113768	2141
64 x 64	PE 0	576318	2312209	164701	368269	1472295	87988
	PE 1	434889	1741489	50690	51060	204024	4652
	PE 2	434523	1739689	74314	51428	205496	30272
	PE 3	433920	1737249	43539	51834	207120	30423
96 x 96	PE 0	1796592	7193305	521658	1133994	4535195	253389
	PE 1	1341275	5367033	183396	129855	519204	87974
	PE 2	1340471	5363481	184202	130847	523172	87999
	PE 3	1339971	5361481	43189	131815	527044	7897
128 x 128	PE 0	4097446	16396712	2150443	2572355	10288634	1168074
	PE 1	3043327	12175213	1253809	266152	1064392	15220
	PE 2	3042879	12173085	1356482	268003	1071796	198599
	PE 3	3042663	12172249	374040	269773	1078876	198692
Matrix Size	MTCs	Read Data Transactions	Read Bytes	Read Page Misses	Write Data Transactions	Write Bytes	Write Page Misses
16 x 16	MTE 0	216	6528	5	0	0	0
	MTE 1	0	0	0	204	6144	4
	MTE 2	216	6528	12	0	0	0
	MTE 3	0	0	0	204	6144	12
48 x 48	MTE 0	4200	131712	148	0	0	0
	MTE 1	0	0	0	4116	129024	148

	<i>MTE 2</i>	<i>4200</i>	<i>131712</i>	<i>164</i>	<i>0</i>	<i>0</i>	<i>0</i>
	<i>MTE 3</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>4116</i>	<i>129024</i>	<i>164</i>
<i>64 x 64</i>	<i>MTE 0</i>	<i>9504</i>	<i>299520</i>	<i>288</i>	<i>0</i>	<i>0</i>	<i>0</i>
	<i>MTE 1</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>9360</i>	<i>294912</i>	<i>288</i>
	<i>MTE 2</i>	<i>9504</i>	<i>299520</i>	<i>288</i>	<i>0</i>	<i>0</i>	<i>0</i>
	<i>MTE 3</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>9360</i>	<i>294912</i>	<i>288</i>
<i>96 x 96</i>	<i>MTE 0</i>	<i>30576</i>	<i>968448</i>	<i>708</i>	<i>0</i>	<i>0</i>	<i>0</i>
	<i>MTE 1</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>30264</i>	<i>958464</i>	<i>708</i>
	<i>MTE 2</i>	<i>30576</i>	<i>968448</i>	<i>876</i>	<i>0</i>	<i>0</i>	<i>0</i>
<i>128 x 128</i>	<i>MTE 0</i>	<i>70720</i>	<i>2245632</i>	<i>1632</i>	<i>0</i>	<i>0</i>	<i>0</i>
	<i>MTE 1</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>70176</i>	<i>2228224</i>	<i>1632</i>
	<i>MTE 2</i>	<i>70720</i>	<i>2245632</i>	<i>1632</i>	<i>0</i>	<i>0</i>	<i>0</i>
	<i>MTE 3</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>70176</i>	<i>2228224</i>	<i>1632</i>

Total DRAM Cycles

Matrix Size	Read Data Transactions	Read Bytes	Read Page Misses	Write Data Transactions	Write Bytes	Write Page Misses
<i>16 x 16</i>	<i>69777</i>	<i>302416</i>	<i>12142</i>	<i>29598</i>	<i>127623</i>	<i>4770</i>
<i>48 x 48</i>	<i>875545</i>	<i>3743984</i>	<i>135560</i>	<i>264127</i>	<i>1280199</i>	<i>63450</i>
<i>64 x 64</i>	<i>1898658</i>	<i>8129676</i>	<i>333820</i>	<i>541311</i>	<i>2678759</i>	<i>153911</i>
<i>96 x 96</i>	<i>5879461</i>	<i>25222196</i>	<i>934029</i>	<i>1587039</i>	<i>8021543</i>	<i>438843</i>
<i>128 x 128</i>	<i>13367755</i>	<i>57408523</i>	<i>5138038</i>	<i>3516635</i>	<i>17960146</i>	<i>1583849</i>

d. *Total Simulation Time*

Matrix Size	Total Simulation Cycles
<i>16 x 16</i>	<i>5667808</i>
<i>48 x 48</i>	<i>69005651</i>
<i>64 x 64</i>	<i>149065408</i>
<i>96 x 96</i>	<i>460003470</i>
<i>128 x 128</i>	<i>1044310957</i>

2. Using PE to do data Transfer

I. UMS Statistics

Matrix Size	Processor	Active Cycles	Delay Cycles	Read Wait Cycles	Instruction Cache Misses
16 x 16	PE 0	6334626	178945	4317050	309
	PE 1	6334626	951275	3782500	83
	PE 2	6334626	975260	3759350	73
	PE 3	6334626	1019460	3716750	73
48 x 48	PE 0	89629367	871390	62867650	309
	PE 1	89629367	15264795	52554100	84
	PE 2	89629367	15277860	52523950	73
	PE 3	89629367	15303795	52480200	72
64 x 64	PE 0	198092271	1468350	139834450	309
	PE 1	198092271	34368945	115968850	84
	PE 2	198092271	34367580	115934600	73
	PE 3	198092271	34381490	115887200	72
96 x 96	PE 0	625513563	3135210	444447800	309
	PE 1	625513563	110370195	365577350	85
	PE 2	625513563	110323915	365544300	73
	PE 3	625513563	110283030	365501100	73
128 x 128	PE 0	1435521587	5547750	1023686200	309
	PE 1	1435521587	255072805	838311750	85
	PE 2	1435521587	255013785	838228300	73
	PE 3	1435521587	254864675	838223750	72

Data Cache Misses = 0

II. Local Bus Statistics

Matrix Size	Processor	Local Bus Utilization	Local Bus Read Transactions	Local Bus Read Bytes	Local Bus Write Transactions	Local Bus Write Bytes
16 x 16	PE 0	3.358%	49623	105173	19258	76207
	PE 1		41429	84381	5423	21476
	PE 2		42255	86201	5450	21584
	PE 3		43767	89369	5484	21720
48 x 48	PE 0	3.157%	726563	1632909	296483	1185107
	PE 1		560885	1175805	38863	155236
	PE 2		562697	1181085	39367	157252
	PE 3		564697	1186669	39814	159040
64 x 64	PE 0	3.146%	1619663	3658773	663116	2651639
	PE 1		1237625	2604405	75651	302388
	PE 2		1239651	2611433	76482	305712

	PE 3		1242507	2620025	77374	309280
96 x 96	PE 0	3.139%	5158197	11704961	2118411	8472819
	PE 1		3902733	8244029	209579	838100
	PE 2		3907921	8261173	211934	847520
	PE 3		3911341	8274637	213851	855188
128 x 128	PE 0	3.137%	11900101	27056696	4892109	19567602
	PE 1		8949445	18941005	451517	1805852
	PE 2		8958551	18971313	455584	1822120
	PE 3		8963235	18992585	459266	1836848

Total Local Bus Cycles

Matrix Size	Local Bus Read Transactions	Local Bus Read Bytes	Local Bus Write Transactions	Local Bus Write Bytes
16 x 16	177074	365124	35615	140987
48 x 48	2414842	5176468	414527	1656635
64 x 64	5339446	11494636	892623	3569019
96 x 96	16880192	36484800	2753775	11013627
128 x 128	38771332	83961599	6258476	25032422

III. DRAM Statistics

Matrix Size	Processor	Read Data Transactions	Read Bytes	Read Page Misses	Write Data Transactions	Write Bytes	Write Page Misses
16 x 16	PE 0	21479	92573	1431	15531	61343	532
	PE 1	18559	76113	1436	4872	19272	553
	PE 2	18271	74681	4554	4873	19276	2014
	PE 3	17747	72585	4623	4875	19284	2109
48 x 48	PE 0	313481	1260581	93881	220710	882059	60633
	PE 1	261504	1047921	40942	28104	112200	11854
	PE 2	261128	1046109	31487	28312	113032	2878
	PE 3	260634	1044105	20710	28497	113772	2210
64 x 64	PE 0	697715	2797517	213754	490341	1960583	126005
	PE 1	577739	2312861	80925	51076	204088	4795
	PE 2	577410	2311237	102042	51449	205580	30008
	PE 3	576857	2308997	70964	51837	207132	30130
96 x 96	PE 0	2219475	8884557	660362	1558162	6231867	361597
	PE 1	1823396	7295517	265059	129884	519320	88490
	PE 2	1822863	7293049	266637	130941	523548	88619

	<i>PE 3</i>	<i>1822557</i>	<i>7291825</i>	<i>126168</i>	<i>131844</i>	<i>527160</i>	<i>8312</i>
<i>128 x 128</i>	<i>PE 0</i>	<i>5113075</i>	<i>20458948</i>	<i>2422644</i>	<i>3590397</i>	<i>14360802</i>	<i>136</i> <i>8835</i>
	<i>PE 1</i>	<i>4184136</i>	<i>16738477</i>	<i>1413995</i>	<i>266242</i>	<i>1064752</i>	<i>13372</i>
	<i>PE 2</i>	<i>4183058</i>	<i>16733829</i>	<i>1507441</i>	<i>268131</i>	<i>1072308</i>	<i>196058</i>
	<i>PE 3</i>	<i>4183238</i>	<i>16734521</i>	<i>532641</i>	<i>269881</i>	<i>1079308</i>	<i>196109</i>


Total DRAM Cycles

Matrix Size	Read Data Transactions	Read Bytes	Read Page Misses	Write Data Transactions	Write Bytes	Write Page Misses
<i>16 x 16</i>	<i>76056</i>	<i>315952</i>	<i>12044</i>	<i>30151</i>	<i>119175</i>	<i>5208</i>
<i>48 x 48</i>	<i>1096747</i>	<i>4398716</i>	<i>187020</i>	<i>305623</i>	<i>1221063</i>	<i>77575</i>
<i>64 x 64</i>	<i>2429721</i>	<i>9730612</i>	<i>467685</i>	<i>644703</i>	<i>2577383</i>	<i>190938</i>
<i>96 x 96</i>	<i>7688291</i>	<i>30764948</i>	<i>1318226</i>	<i>1950831</i>	<i>7801895</i>	<i>547018</i>
<i>128 x 128</i>	<i>17663507</i>	<i>70665775</i>	<i>5876721</i>	<i>4394651</i>	<i>17577170</i>	<i>1774374</i>


IV. Total Simulation Time

Matrix Size	Total Simulation Cycles
<i>16 x 16</i>	<i>6334646</i>
<i>48 x 48</i>	<i>89629369</i>
<i>64 x 64</i>	<i>198092289</i>
<i>96 x 96</i>	<i>625513591</i>
<i>128 x 128</i>	<i>1435521624</i>


Simulation Time for Block Decomposition V/S square matrix sizes for both PE and MTE data




Local Bus Utilization for Block Decomposition using MTE and PE data transfers




Local Bus Utilization V/S Square Matrix Size for Cyclic Decomposition using PEs and MTE:



Total DRAM Read Data Transactions for Block and Cyclic V/S Square Matrix Sizes





V. Summary of results from the above graphs and tables

1. LU Decomposition would work faster i.e. reduced active cycles if an attempt is made to put maximum possible matrix data in the local memory rather than the slow SDRAM. This can be verified with graphs showing the variation of active clock cycles, local bus utilization, read wait cycles and delay cycles with increasing matrix sizes.
2. For Block Decomposition, increasing the local_mat_row matrix size would enable one to bring a larger chunk of the matrix from SDRAM. In this case, Block Decomposition will almost be like row-cyclic except here rows are blocks. However, a compromise has to be made between local bus utilization time and the active clock cycles available for each PE.
3. For Cyclic Decomposition, increasing matrix sizes will degrade its performance more in comparison to Block Decomposition.
4. Square Matrices of dimension less than 55 have almost the same performance for both Cyclic and Block Decomposition with PE and/OR MTE data transfers.
5. PE data transfers are worst in comparison to MTE data transfers with respect to the local bus utilization times, for both the cyclic and block decomposition.

VI. Probable UMS Inspector Bugs

My code works fine only when the profiling option is turned on in the Inspector. When the profiling option is not turned ON, the code hangs inside the barrier. The logic of the barrier function has been tested positive. Here, is my implementation of barrier ...

```

/*
 * barrier(int k, int my_peid)
 *
 * The Barrier Function implements a barrier for synchronizing all
 * the intermediate results of one PE for use by other PEs. It
 * uses the global semaphore to check how many PEs have entered the barrier.
 * The last PE to enter the barrier then Frees all other waiting Processes
 * including itself...
 */
void barrier(int k, int my_peid)
{
    int toOpenBarrier = -1;
    int tempDone;

    semaphore_lock(CheckSem.p);

    tempDone = done_pe;
    tempDone++;
    if(tempDone == PES)
        toOpenBarrier = my_peid;
    else
        done_pe++;

    semaphore_unlock(CheckSem.p);

    while (done_pe < PES)
    {
        if(toOpenBarrier != -1)
        {
            semaphore_lock(CheckSem.p);
            done_pe++;
            semaphore_unlock(CheckSem.p);
        }
        _pe_delay(1);
    }

    if(toOpenBarrier != -1)
    {
        semaphore_lock(CheckSem.p);
        done_pe=0;
        //printf("\n PE %d has reinitialized done_pe to 0\n",my_peid);
        semaphore_unlock(CheckSem.p);
    }

    } // end of barrier.

```

VII. Conclusions

LU decomposition can be parallelized efficiently and such parallel algorithms are already available. Reducing complex problems to matrix form and then applying various operators on them in a parallelized manner can provide efficiency depending upon various factors like

- a. Parallel Algorithm
- b. Architecture on which it will be run, in this case, it was the Cradle's UMS (Sizes of Caches, PEs, bus efficiency etc)
- c. Size of the matrix, and its dependencies.