






		6	
REVISION	DESCRIPTION	DATE	APPROVED




APPROVALS		DATE		PROJECT				D	
ENG: Andrea Galliani		FALAPHEL3		PROJECT REVISION		DOCUMENT REVISION		DESIGN ITEM	
DSN: Andrea Galliani				Not in version control		Not in version control			
CHK: -				TITLE					
REFERENCE DOCUMENTS		DC-coupling Circuit from LVDS to SLVS							
BOM:									
ASSY DWG:		SIZE		CAGE CODE		DWG NO.		REV	
FAB DWG:		A3							
PCB DWG:		SCALE:		FILE NAME		adatpttrLVDS_SchDoc		SHEET 2 OF 8	

























		REV	6	
REVISION	DESCRIPTION		DATE	APPROVED



REVISION	DESCRIPTION	DATE	APPROVED




REVISION	DESCRIPTION	DATE	APPROVED







REVISION	DESCRIPTION	DATE	APPROVED




REVISION	DESCRIPTION	DATE	APPROVED





		6	
REVISION	DESCRIPTION	DATE	APPROVED





		6	
REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS		DATE		PROJECT			
ENG: Andrea Galliani				FALAPHEL3			
DSN: Andrea Galliani				PROJECT REVISION:		DOCUMENT REVISION:	
CHK: -				Not in version control		Not in version control	
REFERENCE DOCUMENTS		TITLE		Voltage DAC			
BOM:							
ASSY DWG:		SIZE		CAGE CODE		DWG NO.	
FAB DWG:		A3				REV	
PCB DWG:		SCALE:		FILE NAME		SHEET 8 OF 8	
				VoltageDAC_SchDoc			