

1. Implementing MUX based logic and JK synchronous counter:

a) Write a Verilog module to implement a 2-to-1 multiplexer (MUX) at (i) structural level using elementary two-input logic gates (NOT, NAND, NOR), (ii) behavioural level. Using this module and other elementary two-input logic gates as necessary, build a 2^n-to-1 MUX that can implement any Boolean function of 5 variables.

The following figure represents the general 2-to-1 multiplexer(MUX).



i) Implementation of MUX using two-input logic gates(NOT, NAND, NOR)




Sel	у0	y1	ОИТ
0	10	1	10
1	1	<u> </u>	l1

VERILOG CODE:

```
module mux_2to1(OUT,I1,I0,Sel); //Defines a module mux with 4 ports OUT,Iq,I0,Sel
input I0,I1,Sel; //Defines inputs to the module I0,I1, Sel
output OUT; //Defines output for the module OUT


wire y0,y1,Sel_n; //Declared three wires: Sel_n, y0, and y1
not(Sel_n,Sel); //Sel_n is complement of Sel
nand(y0,I0,Sel_n); //Defines y0 as the output nand gate, while I0 and Sel_n are inputs
nand(y1,I1,Sel); //Defines y1 as the output nand gate, while I1 and Sel_n are inputs
nand(OUT,y0,y1); //Defines OUT as the output nand gate, while y0 and y1 are inputs
endmodule //Defines end of Module defination
```




ii) Implementation of MUX in behavioral

VERILOG CODE:

```
1   module MUX_2to1_behaviora(OUT,I0,I1,Sel); //Defines module for 2*1 mux with three input ports: ip0, ip1, and s0, and one output port out.
2   input IO, I1, Sel; // Defines ip0, ip1, and s0 are input ports to the module.
3   ioutput OUT; // Defines output port of the module
4   ireg OUT; // Defines Out as a register
5   always@(Sel or IO or II) // Define that block should be executed whenever any of the three input signals (s0, ip0, or ip1) change.
6   begin
7   if(Sel)
8   iouT = I1;
9   ielse
10   output OUT; // Checks the value of s0 and gives the output respectively
11   end
12   endmodule
```






VERILOG CODE:

```
i module mux 32to1(out,inp,sel); //Defines module for 32*1 mux with 3 ports
    input [31:0] inp;//Defines 32 bit input bus
 3
    input [4:0] sel; //5 bit input bus for the select lines
    output out; // main output
    wire [15:0] y; //Declares a 16-bit wire bus named "y" represents first stage outputs
 5
    wire [7:0] x; //declares an 8-bit wire bus named "x" represents second stage outputs
 6 i
 7
    wire [3:0] m; //declares a 4-bit wire bus named "m" represents third stage outputs
    wire 10,11; //declares two single-bit wires named "10" and "11" represents fourth stage outputs
 8 !
9 :
    genvar i; // generate a variable
    //generates 16 instances of a 2-to-1 multiplexer named "inst0"
10
12
      begin
13
       mux 2to1 inst0(y[i],inp[2*(i)+1],inp[2*i],sel[0]);
14 🖯
       end
15
       endgenerate
16 //generates 8 instances of a 2-to-1 multiplexer named "inst1"
18
       begin
       mux_2to1 inst1(x[i],y[2*(i)+1],y[2*i],sel[1]);
19
20 🖯
       end
21
       endgenerate
    //generates 4 instances of a 2-to-1 multiplexer named "inst2"
22
23 \( \text{generate for(i=0;i<4;i=i+1)} \)
24
       begin
25
       mux 2to1 inst2(m[i],x[2*(i)+1],x[2*i],sel[2]);
26 🖨
       end
27
       endgenerate
28
    //instantiates a 2-to-1 multiplexer named m1,m2,m3
29 | mux 2to1 m1(10,m[1],m[0],sel[3]);
30 i
    mux 2to1 m2(11,m[3],m[2],sel[3]);
31 | mux_2to1 m3(out,11,10,sel[4]);
32 @ endmodule
```

Name	Value	0.000 ns	2.000 ns	4.000 ns	6.000 ns	8.000 ns	10.000 ns	12.000 ns	14.000 ns	16.000 ns	18.000 ns	20.000 ns	22.000 ns	24.000 ns	26.000 ns	28.000 ns
> W inp[3	:0] 11010100					111111111111111111111111111111111111111				10010100110110001100001111011110						
> 💆 sel[4:	00000	00000			11111			10001								
₩ out	1															
	"			'						,						
Name	Value	30.000 ns	32.000 ns	34.000 ns	36.000 ns	38.000 ns	40.000 ns	42.000 ns	44.000 ns	46.000 ns	48.000 ns	50.000 ns	52.000 ns	54.000 ns	56.000 ns	58.000 ns
> W inp[3	1:0] 1101010)1	11010111110	00111111010011	110101011		X	0100110100	0101001000110	010101010		*	1011100001	0001010010100	111101010	
> W sel[4	00000	*		00100			X		11000			X		01011		
¹⊌ out	1															
																-

b) Write a Verilog module to implement a clock-enabled JK flip-flop (Jack Kilby flip-flop) at (i) structural level using elementary two-input logic gates (NOT, NAND, NOR), (ii) behavioural level. Using this module and other two- input logic gates as necessary, build a four-bit synchronous binary counter.

i) Implementation of JK_flipflop at structural level



Truth Table

CLK	J	K	Q n+1
↑	0	0	Q n
↑	0	1	0
↑	1	0	1
↑	1	1	Q n'

VERILOG CODE:

```
1  module jkff_structural(q,qbar,clk,j,k);
    input j,k,clk;
3 | output q,qbar;
 4 | wire nand1_out; // output from nand1
 5 | wire nand2_out; // output from nand2
 6 //temporary wires
 7 wire x,xbar,y,ybar;
 8 | wire a,b,c,d;
    assign a =1'b0;// assumed previous state of q as '0'
10 assign b=1'b1; // assumed previous state of qbar as '1'
11 | nand(x,clk,b);
12  not(xbar,x);
13    nand(nand1_out,j,xbar);//nand1
14 | nand(y,clk,a);
15 | not(ybar,y);
    nand(nand2 out,k,ybar);//nand2
17
    nand(c,b,nand1 out);//nand3
18 | nand(d,a,nand2_out);//nand4
19 | assign q = c;
20 | assign qbar =~q;
21 andmodule
```

											1,000.000 ns
Name	Value	0.000 ns	100.000 ns	200.000 ns	300.000 ns	400.000 ns	500.000 ns	600.000 ns	700.000 ns	800.000 ns	900.000 ns
₩ J	1										
₩ K	1										
¹ clk	0										
™ Q	0										
¹⊌ QBAR	1										


ii) Implementation of JK_flipflop in behavioural model

VERILOG CODE:

```
1 \stackrel{.}{\ominus} module jk_ff_behavioral(
         input j,k, clk, reset,
         output reg q,
         output reg qbar
         // declares a Verilog module with four input ports: j, k, clk, and reset. It also has two output ports: q for the output signal and qbar for the complemented output signal.
     // \ {\it This line starts an always block that is sensitive to the rising edge of the clk signal or the rising edge of the reset signal.}
8 🖨
        always @(posedge clk or posedge reset) begin
         // This block contains the logic for the JK flip-flop.
10 🖨
           if (reset) begin
11 | 12 |
               q <= 0;
               qbar <= 0;
13 🖨
           end else begin
            if (j && k) begin
14 👨
15
16
                    q <= qbar;
                     qbar <= q;
                end else if (j) begin
17
18 |
                    q <= 1;
                     qbar <= 0;
20 🖨
                end else if (k) begin
21
                   q <= 0;
22
                     qbar <= 1;
                end
23 🖨
24 🖨
           end
        end
25 🖒
27 🖨 endmodule
```



iii) Implementation of 4_bit_synchronous_counter using JK_flipflop



Count		D	С	В	Α
0	Ī	0	0	0	0
1		0	0	0	1
2		0	0	1	0
3		0	0	1	1
4		0	1	0	0
5		0	1	0	1
6		0	1	1	0
7		0	1	1	1
8	Π	1	0	0	0
9		1	0	0	1
10		1	0	1	0
11		1	0	1	1
12	Ī	1	1	0	0
13		1	1	0	1
14		1	1	1	0
15		1	1	1	1
0		0	0	0	0

VERILOG CODE:

24 🖨

25 🖒 26 ¦

27 🖒 endmodule

end

```
1 //The inputs are clk, reset, and four JK flip-flop inputs (j and k), and the output is a 4-bit count register.
2 🖯 module up_counter(
        input clk, reset,
        output reg [3:0] count
5 | );
      //Declare four wires (q0, q1, q2, q3) to store the outputs of the four JK flip-flops
        integer i =1;
        wire q0, q1, q2, q3;
        wire qbar0, qbar1, qbar2, qbar3;
        wire x, y;
11
       and a1(x,q0,q1);
12
       and a2(y,q0,q1,q2);
        //These four lines declare four instances of the JK flip-flop and connect their inputs and outputs to the wires and signals declared earlier.
13
14
        jk_ff_beh u0 (.j(i),.k(i), .clk(clk), .reset(reset), .q(q0), .qbar(qbar0));
15
        \verb|jk_ff_beh u1 (.j(q0), .k(q0), .clk(clk), .reset(reset), .q(q1), .qbar(qbar1));|\\
16
        \verb|jk_ff_beh u2 (.j(x), .k(x), .clk(clk), .reset(reset), .q(q2), .qbar(qbar2));|\\
17
        \verb|jk_ff_beh u3 (.j(y), .k(y), .clk(clk), .reset(reset), .q(q3), .qbar(qbar3));|\\
18
   //This always block is triggered on the rising edge of the clock or when the reset signal goes high
19 🖨
       always @(posedge clk or posedge reset) begin
20 😓
           if (reset) begin
21
                count <= 0;
22 🖨
            end else begin
23
                count <= {q3, q2, q1, q0};
```

