

AGASTYA SETH

+91 888 234 0002 @ agastya.seth@gmail.com http://agastyaseth.wiki

in linkedin.com/in/agastyaseth github.com/agastyaseth Noida, UP, IN

EDUCATION

- 2023 **Master of Science in Computer Science** (Incoming Fall '23)
Arizona State University, Tempe, AZ
- 2016-2020 **Bachelor of Technology in Electronics and Communication Engineering** | Minor in Mathematics
Shiv Nadar University, UP, IN GPA: 8/10
- 2018 **Summer Session, Data Science & Technology Entrepreneurship**
Stanford University, Stanford, CA GPA: 4.1/4.3

EXPERIENCE

- Present** | **Senior Software Engineer , CADENCE DESIGN SYSTEMS, Noida, India**
May 2021 Working in the software engineering (R&D) team for Quantus Parasitic Extraction Cell-level tool (used by digital design companies to estimate RC parasitics to sign-off designs).
 - Responsible for handling customer-critical enhancements and issues for various core libraries - including preprocessing, 3DIC flow, and messaging infrastructure.
 - Worked on and wrote performant graph theoretical, geometry processing, pattern matching algorithms.
 - Worked on a novel 3DIC flow for inter-die crosstalk extraction. Submitted a paper at CIC2022.
 - Recently deployed a Flex/Bison-based parser library for subckt parsing for 3DIC Flow.
 - Own several enhancement requests/issues for Rcompare (SPEF/DSPF comparison tool)

C++ Python Qt Creator Perforce Shell-scripting Linux
- April 2021** | **Software Engineering Intern, CADENCE DESIGN SYSTEMS, Noida, India**
Aug 2020 Worked in the software engineering (R&D) team for Quantus Parasitic Extraction Cell-level tool.
 - Worked on customer enhancements & bug fixes for various libraries in the tool.
 - Was handed over enhancement requests for Rcompare (SPEF/DSPF comparison tool)
 - Handled requests for memory and clock-based profiling, and memory leak issues for various stages of the tool

C++ Python Qt Creator Perforce Shell-scripting Linux
- Sep 2021** | **Data Science Consultant, LIQVID ENGLISH EDGE <-> SNU RESEARCH GROUP, 🇮🇳**
Aug 2020 Headed the research group led by Prof. Rajeev Kumar (SNU) with the e-learning company LiqVid English Edge
 - Researched and experimented with seminal deep language models and NLP libraries/frameworks.
 - Delivered a tool for AES (Automated Essay Scoring) - employing a hybrid architecture using 3 ensemble DistilBERT-based models along with handcrafted features which allows for better fine-tuning and explainability of results.

BERT Seq-to-seq Python TensorFlow Keras PyTorch GCP
- July 2020** | **Data Science Intern , ViSENSE, Singapore**
Jan 2020 Worked as a data scientist at one of the leading AI-based visual search startups based in Singapore.
 - Was responsible for sourcing datasets, model training & optimization, and deployment for projects undertaken.
 - Improved their flagship fashion-attributes models by augmenting the datasets and adding attention models in the pre-processing stage and hyperparameter tuning.
 - Worked on perspective classification models for various products. Built group classification models for various fashion accessories.
 - Built various pipelining and workflow scripts including web scraping utilities for internal tools. Created a novel algorithm to auto-parse & source images based on T-SNE sufficiency.

JupyterLab PyTorch OpenCV Selenium BS4 Docker ONNX Jenkins JIRA
- July 2019** | **Computer Vision Intern , Vi-DIMENSIONS, Singapore**
May 2019 Singapore startup working on real-time anomaly detection on surveillance cameras.
 - Researched various background learning/subtraction models for their anomaly detection solution (ARVAS).
 - Built a novel background segmentation model using distributed Hough Transform, achieving low inferencing time and robustness to lighting conditions.
 - Also built a Faster-RCNN based model layer for detecting persons and bags in surveillance camera feeds.

Python OpenCV TensorFlow Keras

May 2017	IoT Intern , BISQUARE SYSTEMS, Noida
July 2017	<p>Worked on R&D of an end-to-end product solution for smart home lights.</p> <ul style="list-style-type: none"> › Designed an ESP8266 WiFi microcontroller-based IoT module for an end-to-end IoT platform. › Designed a mood-light and an IR remote-control module based on the designed module. › Created AWS Lambda based backend for product registration, control and monitoring, and collected data for BDA.

Microcontroller programming MERN Development C++ AWS Lambda MongoDB

KEY UNDERGRAD PROJECTS

MASSIVE MIMO CHANNEL ESTIMATION USING DEEP IMAGE PRIOR (MAJOR PROJECT - I) 2019

 [Project Report](#)  github.com/agastyaseth/mimo-channel-estimation

Explored various deep learning techniques for Massive MIMO channel estimation to minimize pilot contamination and channel noise (under the guidance of Prof. Vijay Kumar Chakka) and designed and simulated a DIP-based (Deep Image Prior) DNN architecture for de-noising the received signal

MATLAB Python PyTorch TensorFlow Keras

SCHIZOPHRENIA DETECTION AND PREDICTION (UG RESEARCH) 2019

 [SNU Undergraduate Research Opportunity](#)

Used EEG signals and resting state fMRI neuro-biomarkers for Schizophrenia detection and prediction. Performed a comparative study of various 3D-CNN models for discrimination and built an ensemble model achieving high AUC (0.98)

Medical Diagnostics Python TensorFlow Keras

SKiNET - SKIN SEGMENTATION AND MELANOMA CLASSIFICATION (DEEP LEARNING COURSE PROJECT) 2019

 [Project Report](#)

Explored and evaluated various SOTA deep learning techniques for skin segmentation. (under the guidance of Prof. Niteesh Sahni). Worked on an explainable model to be able to explain the diagnosis by using various XAI algorithms like GradCam++

Medical Diagnostics Image Classification Image Segmentation PyTorch

ANALOG VLSI IMPLEMENTATION OF SUPPORT VECTOR MACHINE (VLSI COURSE PROJECT) 2019

 [Project Report](#)

Designed analog VLSI approach to implementing projection neural networks adapted for support vector machine with radial-basis function (RBF) kernel and validated and performed characteristic simulations for the same on Cadence Virtuoso.

VLSI CAD Analog Design Virtuoso Support Vector Machine

RNBIP - SINGLE BUS PROCESSOR ARCHITECTURE 2017-2018

 github.com/digital-design-snu/RNBIP_SingleBusProcessor

Built an 8-Bit Single Bus Processor Architecture using HDL synthesis, and successfully flashed it on Xilinx Artix FPGA (under the guidance of Dr. R.N. Biswas. Also researched on embedding the same in a microcontroller with a compiler and ports.

VHDL FPGA Embedded Compiler design

STANFORD SILICON VALLEY INNOVATION ACADEMY 2018

 [Green Score](#)  [Stanford SVIA](#)

Conceptualized a solution to make consumer product production lifecycle more transparent using DLT. Developed a platform for users to track their carbon footprint wrt. their daily consumption (electricity, gas, water, products etc.)

UN Sustainable Development Goals Blockchain Green Score Carbon Footprint

KEY ADDITIONAL COURSEWORK

MOOCs	Introduction to Machine Learning, Deep Learning Specialization, Full-Stack Web Development, Operating Systems, Computer Architecture
Cadence TPP Program	VLSI CAD, SystemVerilog for Design and Verification v20.6, Digital Systems, C++ For C Programmers, Data Structures

ACHIEVEMENTS

 [Winner | Smart India Hackathon 2019 - Hardware Edition](#)

Worked with Tata Motors on range anxiety for their EVs.

 [Regional Finalist | Google Science Fair 2014](#)

Built an Android app to empower Indian farmers with real-time crop prices. Featured in Scientific American.

 [Trinity Guildhall London - Level 5 | Piano](#)

 [70% Merit Based Scholarship Shiv Nadar University](#)

SOCIETIES & CLUBS

- › **Roboyantriki - Robotics Society of SNU** Core Technical Committee Member: Conducted various intra-university workshops on Arduino, IoT etc.
- › **Snuphoria - Music Club of SNU** Working Committee | Social Media Manager: Hosted SMP (Student Mentorship Program) to teach Piano to University