



THE UNIVERSITY OF KANSAS

SCHOOL OF ENGINEERING

DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

EECS 645 – Computer Architecture

Fall 2016

Final Project (Single-Cycle MIPS)

Student Name:

Student ID:

Final Project

In this project you will be designing the Single-Cycle version of the MIPS processor that supports a subset, 13 instructions, of MIPS ISA by integrating the MIPS components that were covered through all previous homework assignments. Modify the provided microarchitecture datapath and control path shown in the following pages such that the supported instructions of this version of MIPS are as follows:

- a) 6 Arithmetic/Logical instructions: *add, sub, and, or, slt, addi*
- b) 2 Memory reference: *lw, sw*
- c) 5 Control transfer: *beq, bne, j, jal, jr*

You are required to:

- a) Neatly regenerate/redraw the microarchitecture diagram to include your modifications,
- b) Write the equivalent **VHDL code**, and
- c) Verify the correct operation through Vivado Simulator by comparing your simulation results with those of MARS runs.


Steps:

- 1) Download the file “Final_Project_MIPS_Single_Cycle.zip” from blackboard and extract its contents.
- 2) Launch Vivado and create a new project, for example “vivado_project”, with the default settings.
- 3) Add to the project the VHDL design and simulation source folders;
“\Final_Project_MIPS_Single_Cycle\07_MIPS_Single_Cycle\design_sources” and
“\Final_Project_MIPS_Single_Cycle\07_MIPS_Single_Cycle\simulation_sources” respectively.
- 4) Edit the VHDL files in the folder
“\Final_Project_MIPS_Single_Cycle\07_MIPS_Single_Cycle\design_sources\incomplete\”
according to your design such that it describes the required MIPS microarchitecture.
- 5) Set the simulation time to the proper time, e.g. **100 μ s**, and then launch Vivado Simulator.
- 6) Verify the correctness of your design. You may go back to step 4 to correct your code until your design works properly as required.

Hint:

- Follow MIPS and MARS convention for the memory map as shown in the attached document
 - The code/text segment should start at address 0x00400000, and
 - The data segment should start at address 0x10010000
- You could use the provided assembly test program
“\Final_Project_MIPS_Single_Cycle\07_MIPS_Single_Cycle\testing_options\fibonacci_recursive_pos_&_neg.asm” to verify your design by comparing your simulation results in Vivado with the run results of the same test program in MARS.
 - The proper simulation time for this test program should be set to a value larger than 87 μ s, e.g. **100 μ s**.

Complete Single-Cycle/Non-Pipelined Datapath



MIPS Reference Data

①



CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION (in Verilog)	OPCODE / FUNCT (Hex)
Add	add R	R[rd] = R[rs] + R[rt]	(1) 0 / 2 _{hex}
Add Immediate	addi I	R[rt] = R[rs] + SignExtImm	(1,2) 8 _{hex}
Add Imm. Unsigned	addiu I	R[rt] = R[rs] + SignExtImm	(2) 9 _{hex}
Add Unsigned	addu R	R[rd] = R[rs] + R[rt]	0 / 21 _{hex}
And	and R	R[rd] = R[rs] & R[rt]	0 / 24 _{hex}
And Immediate	andi I	R[rt] = R[rs] & ZeroExtImm	(3) c _{hex}
Branch On Equal	beq I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4) 4 _{hex}
Branch On Not Equal	bne I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4) 5 _{hex}
Jump	j J	PC=JumpAddr	(5) 2 _{hex}
Jump And Link	jal J	R[31]=PC+4; PC=JumpAddr	(5) 3 _{hex}
Jump Register	jr R	PC=R[rs]	0 / 08 _{hex}
Load Byte Unsigned	lbu I	R[rt]={24'b0,M[R[rs]+SignExtImm](7:0)}	(2) 24 _{hex}
Load Halfword Unsigned	lhu I	R[rt]={16'b0,M[R[rs]+SignExtImm](15:0)}	(2) 25 _{hex}
Load Linked	ll I	R[rt] = M[R[rs]+SignExtImm]	(2,7) 30 _{hex}
Load Upper Imm.	lui I	R[rt] = {imm, 16'b0}	h _{hex}
Load Word	lw I	R[rt] = M[R[rs]+SignExtImm]	(2) 23 _{hex}
Nor	nor R	R[rd] = ~ (R[rs] R[rt])	0 / 27 _{hex}
Or	or R	R[rd] = R[rs] R[rt]	0 / 25 _{hex}
Or Immediate	ori I	R[rt] = R[rs] ZeroExtImm	(3) d _{hex}
Set Less Than	slt R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	0 / 2a _{hex}
Set Less Than Imm.	slti I	R[rt] = (R[rs] < SignExtImm) ? 1 : 0 (2)	a _{hex}
Set Less Than Imm. Unsigned	sltiu I	R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2,6) b _{hex}
Set Less Than Unsig.	sltu R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6) 0 / 2b _{hex}
Shift Left Logical	sll R	R[rd] = R[rt] << shamt	0 / 00 _{hex}
Shift Right Logical	srl R	R[rd] = R[rt] >>> shamt	0 / 02 _{hex}
Store Byte	sb I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2) 28 _{hex}
Store Conditional	sc I	M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0	(2,7) 38 _{hex}
Store Halfword	sh I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2) 29 _{hex}
Store Word	sw I	M[R[rs]+SignExtImm] = R[rt]	(2) 2b _{hex}
Subtract	sub R	R[rd] = R[rs] - R[rt]	(1) 0 / 22 _{hex}
Subtract Unsigned	subu R	R[rd] = R[rs] - R[rt]	0 / 23 _{hex}

- (1) May cause overflow exception
- (2) SignExtImm = { 16{immediate[15]}, immediate }
- (3) ZeroExtImm = { 16{1b'0}, immediate }
- (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }
- (5) JumpAddr = { PC+4[31:28], address, 2'b0 }
- (6) Operands considered unsigned numbers (vs. 2's comp.)
- (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31	26 25	21 20	16 15	11 10	6 5
I	opcode	rs	rt	immediate		
	31	26 25	21 20	16 15		
J	opcode	address				
	31	26 25				

ARITHMETIC CORE INSTRUCTION SET

②

OPCODE / FMT / FT / FUNCT (Hex)

NAME, MNEMONIC	FOR-MAT	OPERATION	OPCODE / FMT / FT / FUNCT (Hex)
Branch On FP True	bclt FI	if(FPcond)PC=PC+4+BranchAddr	(4) 11/8/1/--
Branch On FP False	bclf FI	if(!FPcond)PC=PC+4+BranchAddr	(4) 11/8/0/--
Divide	div R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0/--/--/1a
Divide Unsigned	divu R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	(6) 0/--/--/1b
FP Add Single	add.s FR	F[fd] = F[fs] + F[ft]	11/10/--/0
FP Add Double	add.d FR	{F[fd],F[fd+1]} = {F[fs],F[fs+1]} + {F[ft],F[ft+1]}	11/11/--/0
FP Compare Single	c.x.s* FR	FPcond = (F[fs] op F[ft]) ? 1 : 0	11/10/--/y
FP Compare Double	c.x.d* FR	FPcond = ({F[fs],F[fs+1]} op {F[ft],F[ft+1]}) ? 1 : 0	11/11/--/y
* (x is eq, lt, or le) (op is ==, <, or <=) (y is 32, 3c, or 3e)			
FP Divide Single	div.s FR	F[fd] = F[fs] / F[ft]	11/10/--/3
FP Divide Double	div.d FR	{F[fd],F[fd+1]} = {F[fs],F[fs+1]} / {F[ft],F[ft+1]}	11/11/--/3
FP Multiply Single	mul.s FR	F[fd] = F[fs] * F[ft]	11/10/--/2
FP Multiply Double	mul.d FR	{F[fd],F[fd+1]} = {F[fs],F[fs+1]} * {F[ft],F[ft+1]}	11/11/--/2
FP Subtract Single	sub.s FR	F[fd]=F[fs] - F[ft]	11/10/--/1
FP Subtract Double	sub.d FR	{F[fd],F[fd+1]} = {F[fs],F[fs+1]} - {F[ft],F[ft+1]}	11/11/--/1
Load FP Single	lwc1 I	F[rt]=M[R[rs]+SignExtImm]	(2) 31/--/--/0
Load FP Double	ldc1 I	F[rt]=M[R[rs]+SignExtImm]; F[rt+1]=M[R[rs]+SignExtImm+4]	(2) 35/--/--/0
Move From Hi	mfhi R	R[rd] = Hi	0 / --/--/10
Move From Lo	mflo R	R[rd] = Lo	0 / --/--/12
Move From Control	mfc0 R	R[rd] = CR[rs]	10 / 00/--/0
Multiply	mult R	{Hi,Lo} = R[rs] * R[rt]	0/--/--/18
Multiply Unsigned	multu R	{Hi,Lo} = R[rs] * R[rt]	(6) 0/--/--/19
Shift Right Arith.	sra R	R[rd] = R[rt] >>> shamt	0/--/--/3
Store FP Single	swc1 I	M[R[rs]+SignExtImm] = F[rt]	(2) 39/--/--/0
Store FP Double	sdc1 I	M[R[rs]+SignExtImm] = F[rt]; M[R[rs]+SignExtImm+4] = F[rt+1]	(2) 3d/--/--/0

FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31	26 25	21 20	16 15	11 10	6 5
FI	opcode	fmt	ft	immediate		
	31	26 25	21 20	16 15		

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs]<R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	if(R[rs]<=R[rt]) PC = Label
Branch Greater Than or Equal	bge	if(R[rs]>=R[rt]) PC = Label
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

OPCODES, BASE CONVERSION, ASCII SYMBOLS

MIPS opcode (31:26)	(1) MIPS funct (5:0)	(2) MIPS funct (5:0)	Binary	Deci- mal	Hexa- decim- al	ASCII Char- acter	Deci- mal	Hexa- decim- al	ASCII Char- acter
(1)	sll	add _f	00 0000	0	0	NUL	64	40	@
		sub _f	00 0001	1	1	SOH	65	41	A
j	srl	mul _f	00 0010	2	2	STX	66	42	B
j	sra	div _f	00 0011	3	3	ETX	67	43	C
beq	sllv	sqr _t _f	00 0100	4	4	EOT	68	44	D
bne		abs _f	00 0101	5	5	ENQ	69	45	E
blez	srlv	mov _f	00 0110	6	6	ACK	70	46	F
bgtz	sra	neg _f	00 0111	7	7	BEL	71	47	G
addi	jr		00 1000	8	8	BS	72	48	H
addiu	jalc		00 1001	9	9	HT	73	49	I
slli	movz		00 1010	10	a	LF	74	4a	J
sllti	movn		00 1011	11	b	VT	75	4b	K
andi	syscall	round.w _f	00 1100	12	c	FF	76	4c	L
ori	break	trunc.w _f	00 1101	13	d	CR	77	4d	M
xori		ceil.w _f	00 1110	14	e	SO	78	4e	N
lui	sync	floor.w _f	00 1111	15	f	SI	79	4f	O
(2)	mthi		01 0000	16	10	DLE	80	50	P
			01 0001	17	11	DC1	81	51	Q
mflo	movz _f		01 0010	18	12	DC2	82	52	R
mtlo	movn _f		01 0011	19	13	DC3	83	53	S
			01 0100	20	14	DC4	84	54	T
			01 0101	21	15	NAK	85	55	U
			01 0110	22	16	SYN	86	56	V
			01 0111	23	17	ETB	87	57	W
mult			01 1000	24	18	CAN	88	58	X
multu			01 1001	25	19	EM	89	59	Y
div			01 1010	26	1a	SUB	90	5a	Z
divu			01 1011	27	1b	ESC	91	5b	[
			01 1100	28	1c	FS	92	5c	\
			01 1101	29	1d	GS	93	5d]
			01 1110	30	1e	RS	94	5e	^
			01 1111	31	1f	US	95	5f	_
lb	add	cvt.s _f	10 0000	32	20	Space	96	60	`
lh	addu	cvt.d _f	10 0001	33	21	!	97	61	a
lwl	sub		10 0010	34	22	"	98	62	b
lwr	subu		10 0011	35	23	#	99	63	c
lbu	and	cvt.w _f	10 0100	36	24	\$	100	64	d
lhu	or		10 0101	37	25	%	101	65	e
lwr	xor		10 0110	38	26	&	102	66	f
	nor		10 0111	39	27	'	103	67	g
sb			10 1000	40	28	(104	68	h
sh			10 1001	41	29)	105	69	i
swl	sll		10 1010	42	2a	*	106	6a	j
sw	slltu		10 1011	43	2b	+	107	6b	k
			10 1100	44	2c	,	108	6c	l
			10 1101	45	2d	-	109	6d	m
swr			10 1110	46	2e	.	110	6e	n
cache			10 1111	47	2f	/	111	6f	o
tl	tge	c.f _f	11 0000	48	30	0	112	70	p
lwc1	tgeu	c.un _f	11 0001	49	31	1	113	71	q
lwc2	tl	c.eq _f	11 0010	50	32	2	114	72	r
pref	tl	c.ueq _f	11 0011	51	33	3	115	73	s
	teq	c.olt _f	11 0100	52	34	4	116	74	t
ldc1		c.ult _f	11 0101	53	35	5	117	75	u
ldc2	tne	c.ole _f	11 0110	54	36	6	118	76	v
		c.ule _f	11 0111	55	37	7	119	77	w
sc		c.s _f	11 1000	56	38	8	120	78	x
swc1		c.ngle _f	11 1001	57	39	9	121	79	y
swc2		c.seq _f	11 1010	58	3a	:	122	7a	z
		c.ngl _f	11 1011	59	3b	;	123	7b	{
		c.lt _f	11 1100	60	3c	<	124	7c	
sdc1		c.ngfe _f	11 1101	61	3d	=	125	7d	}
sdc2		c.le _f	11 1110	62	3e	>	126	7e	~
		c.ngt _f	11 1111	63	3f	?	127	7f	DEL

(1) opcode(31:26) = 0


(2) opcode(31:26) = 17_{ten} (11_{hex}); if fmt(25:21) = 16_{ten} (10_{hex}) f = s (single);
if fmt(25:21) = 17_{ten} (11_{hex}) f = d (double)

IEEE 754 FLOATING-POINT STANDARD


$$(-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$$

where Single Precision Bias = 127,
Double Precision Bias = 1023.

IEEE Single Precision and Double Precision Formats:



MEMORY ALLOCATION




IEEE 754 Symbols

Exponent	Fraction	Object
0	0	± 0
0	≠ 0	± Denorm
1 to MAX - 1	anything	± Fl. Pt. Num.
MAX	0	±∞
MAX	≠ 0	NaN

S.P. MAX = 255, D.P. MAX = 2047

STACK FRAME



DATA ALIGNMENT

Double Word							
Word				Word			
Halfword		Halfword		Halfword		Halfword	
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte
0	1	2	3	4	5	6	7

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS

Cause		Status	
B	D	Interrupt Mask	Exception Code
31	15	8	6
		Pending Interrupt	U M L E I E
		15	8 4 1 0

BD = Branch Delay, UM = User Mode, EL = Exception Level, IE = Interrupt Enable

EXCEPTION CODES

Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdEL	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception


SIZE PREFIXES (10^x for Disk, Communication; 2^x for Memory)

SIZE	PRE-FIX	SIZE	PRE-FIX	SIZE	PRE-FIX	SIZE	PRE-FIX
10 ³ , 2 ¹⁰	Kilo-	10 ¹⁵ , 2 ⁵⁰	Peta-	10 ⁻³	milli-	10 ⁻¹⁵	femto-
10 ⁶ , 2 ²⁰	Mega-	10 ¹⁸ , 2 ⁶⁰	Exa-	10 ⁻⁶	micro-	10 ⁻¹⁸	atto-
10 ⁹ , 2 ³⁰	Giga-	10 ²¹ , 2 ⁷⁰	Zetta-	10 ⁻⁹	nano-	10 ⁻²¹	zepto-
10 ¹² , 2 ⁴⁰	Tera-	10 ²⁴ , 2 ⁸⁰	Yotta-	10 ⁻¹²	pico-	10 ⁻²⁴	yocto-


The symbol for each prefix is just its first letter, except μ is used for micro.


MIPS Reference Data Card ("Green Card") 1. Pull along perforation to separate card 2. Fold bottom side (columns 3 and 4) together


[illegible]



1000







Extended Main Control Unit

Instr. OP	RegDst	ALUSrc	MemToReg	RegWr	MemRd	MemWr	Beq	Bne	ALUOp	J	Jal	Jr
R-type 000000 & /= 001000	1	0	0	1	0	0	0	0	10	0		
jr 000000 & 001000												
lw 100011	0	1	1	1	1	0	0	0	00	0		
sw 101011	0	1	0	0	0	1	0	0	00	0		
beq 000100	0	0	0	0	0	0	1	0	01	0		
bne 000101												
j 000010	0	0	0	0	0	0	0	0	00	1		
jal 000011												
addi 001000	0	1	0	1	0	0	0	0	00	0		



Extended ALU Control


- Assume **2-bit ALUOp** derived from **opcode**
 - Combinational logic derives ALU control

opcode	rs	rt	rd	shamt	funct
31:26	25:21	20:16	15:11	10:6	5:0

opcode	ALUOp	Operation	funct	ALU function	ALU control
lw \equiv 100011	00	load word	XXXXXX	add	0010
sw \equiv 101011	00	store word	XXXXXX	add	0010
addi \equiv 001000	00	add immediate	XXXXXX	add	0010
beq \equiv 000100	01	branch equal	XXXXXX	subtract	0110
bne \equiv 000101	01	branch not equal	XXXXXX	subtract	0110
R-type \equiv 000000	10	add	100000	add	0010
		subtract	100010	subtract	0110
		AND	100100	AND	0000
		OR	100101	OR	0001
		set-on-less-than	101010	set-on-less-than	0111



MIPS Memory Layout/Map



MIPS Memory Layout/Map

$\$sp_0 = 0x7FFF\ FFFC \rightarrow$


$\$sp_0 = 0x7FFF\ EFFC \rightarrow$

MIPS MAP in MARS


$.data \rightarrow 0x1001\ 0000 \rightarrow$

$\$gp \rightarrow 0x1000\ 8000 \rightarrow$
 $0x1000\ 0000 \rightarrow$

$PC_0 = 0x0040\ 0000 \rightarrow$



Mapping Your Data & Program



$Z_{DM} \equiv$ Allocated size of data memory in 32-bit words (locations)

$DM_0 \equiv$ First address of data memory, could be anything, e.g. 0 or **0x1001 0000**

$Z_{program} \equiv$ Allocated size of instruction memory = Size of test program in 32-bit words (instructions)

$IM_0 \equiv$ First address of instruction memory, could be anything, e.g. 0 or **0x0040 0000 = PC_0**



Mapping Your Program

program_assembly.asm		program_assembly_option1.asm		program_assembly_option2.asm	
1	addi	\$t0, \$zero, 5	# Instruction 00		
2	addi	\$t1, \$zero, 7	# Instruction 01		
3	start:	sw	\$t0, 0(\$sp)	# Instruction 02	
4		sw	\$t1, -4(\$sp)	# Instruction 03	
5		lw	\$s0, 0(\$sp)	# Instruction 04	
6		lw	\$s1, -4(\$sp)	# Instruction 05	
7		beq	\$s0, \$s1, Else	# Instruction 06	
8		add	\$s3, \$s0, \$s1	# Instruction 07	
9		j	Exit	# Instruction 08	
10	Else:	sub	\$s3, \$s0, \$s1	# Instruction 09	
11	Exit:	add	\$s0, \$s0, \$s3	# Instruction 10	
12		or	\$s1, \$s1, \$s3	# Instruction 11	
13		addi	\$t0, \$t0, 3	# Instruction 12	
14		addi	\$t1, \$t1, 3	# Instruction 13	
15		addi	\$sp, \$sp, -8	# Instruction 14	
16		j	start	# Instruction 15	



Mapping Your Program - Option 2

program_assembly.asm	program_assembly_option1.asm	program_assembly_option2.asm
1	addi \$t0, \$zero, 5	# Instruction 00 --> Address (00 + x"00400000") = x"00400000"
2	addi \$t1, \$zero, 7	# Instruction 01 --> Address (04 + x"00400000") = x"00400004"
3 start:	sw \$t0, 0(\$sp)	# Instruction 02 --> Address (08 + x"00400000") = x"00400008"
4	sw \$t1, -4(\$sp)	# Instruction 03 --> Address (12 + x"00400000") = x"0040000C"
5	lw \$s0, 0(\$sp)	# Instruction 04 --> Address (16 + x"00400000") = x"00400010"
6	lw \$s1, -4(\$sp)	# Instruction 05 --> Address (20 + x"00400000") = x"00400014"
7	beq \$s0, \$s1, Else	# Instruction 06 --> Address (24 + x"00400000") = x"00400018"
8	add \$s3, \$s0, \$s1	# Instruction 07 --> Address (28 + x"00400000") = x"0040001C"
9	j Exit	# Instruction 08 --> Address (32 + x"00400000") = x"00400020"
10 Else:	sub \$s3, \$s0, \$s1	# Instruction 09 --> Address (36 + x"00400000") = x"00400024"
11 Exit:	add \$s0, \$s0, \$s3	# Instruction 10 --> Address (40 + x"00400000") = x"00400028"
12	or \$s1, \$s1, \$s3	# Instruction 11 --> Address (44 + x"00400000") = x"0040002C"
13	addi \$t0, \$t0, 3	# Instruction 12 --> Address (48 + x"00400000") = x"00400030"
14	addi \$t1, \$t1, 3	# Instruction 13 --> Address (52 + x"00400000") = x"00400034"
15	addi \$sp, \$sp, -8	# Instruction 14 --> Address (56 + x"00400000") = x"00400038"
16	j start	# Instruction 15 --> Address (60 + x"00400000") = x"0040003C"

$$IM_i = IM_0 + 4xI_i$$

$$\rightarrow I_i = (IM_i - IM_0)/4$$

$$IM_0 = PC_0 = 0x0040\ 0000, IM_i = PC_i$$

$$\rightarrow I_i = (PC_i - PC_0)/4$$

$$DM_i = DM_0 + 4xD_i$$

$$\rightarrow D_i = (DM_i - DM_0)/4$$

$$DM_0 = A_0 = 0x1001\ 0000, DM_i = A_i$$

$$\rightarrow D_i = (A_i - A_0)/4$$

$$\$sp_0 = DM_0 + 4x(Z_{DM}-1)$$

$$DM_0 = A_0 = 0x1001\ 0000$$

$$\rightarrow \$sp_0 = A_0 + 4x(Z_{DM}-1)$$



Mapping Your Program - Option 2

```

1 001000000000100000000000000000101
2 001000000000100100000000000000111
3 101011111010100000000000000000000
4 10101111101010011111111111111100
5 100011111011000000000000000000000
6 10001111101100011111111111111100
7 000100100001000100000000000000010
8 00000010000100011001100000100000
9 000010 00000100000000000000001010
10 00000010000100011001100000100010
11 00000010000100111000000000100000
12 00000010001100111000100000100101
13 00100001000010000000000000000011
14 00100001001010010000000000000011
15 00100011101111011111111111111000
16 000010 00000100000000000000000010
    
```

Manually-Assembled Program

```

1 001000000000100000000000000000101
2 001000000000100100000000000000111
3 101011111010100000000000000000000
4 10101111101010011111111111111100
5 100011111011000000000000000000000
6 10001111101100011111111111111100
7 000100100001000100000000000000010
8 00000010000100011001100000100000
9 000010 00000100000000000000001010
10 00000010000100011001100000100010
11 00000010000100111000000000100000
12 00000010001100111000100000100101
13 00100001000010000000000000000011
14 00100001001010010000000000000011
15 00100011101111011111111111111000
16 000010 00000100000000000000000010
    
```

MARS-Assembled Program

Same

$$IM_i = IM_0 + 4xI_i$$

$$\rightarrow I_i = (IM_i - IM_0)/4$$

$$IM_0 = PC_0 = 0x0040\ 0000, IM_i = PC_i$$

$$\rightarrow I_i = (PC_i - PC_0)/4$$

$$DM_i = DM_0 + 4xD_i$$

$$\rightarrow D_i = (DM_i - DM_0)/4$$

$$DM_0 = A_0 = 0x1001\ 0000, DM_i = A_i$$

$$\rightarrow D_i = (A_i - A_0)/4$$

$$\$sp_0 = DM_0 + 4x(Z_{DM}-1)$$

$$DM_0 = A_0 = 0x1001\ 0000$$

$$\rightarrow \$sp_0 = A_0 + 4x(Z_{DM}-1)$$

