

+++++

+++++

FET Biasing

Common FET Biasing Circuits

JFET Biasing Circuits

- Fixed – Bias
- Self-Bias
- Voltage-Divider Bias

FET Biasing

Basic Current Relationships

For all FETs:

$$I_G \cong 0A$$

$$I_D = I_S$$


For JFETs and D-Type MOSFETs:

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

For E-Type MOSFETs:

$$I_D = k(V_{GS} - V_T)^2$$

Fixed Bias Configuration



Mathematical Approach

$$-V_{GG} - V_{GS} = 0$$

$$V_{GS} = -V_{GG}$$

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

$$V_{DS} = V_{DD} - I_D R_D$$

$$V_S = 0V$$


$$V_C = V_{DS}$$

$$V = V_{GS}$$

$$V_{GS} = -V_{GG}$$

S.No.	$V_{GS}(V)$	$I_D(mA)$
1.	0	I_{DSS}
2.	$0.3V_P$	$I_{DSS}/2$
3.	$0.5V_P$	$I_{DSS}/4$
4.	V_P	0


Graphical Approach



Network for dc analysis

Since V_{GG} is a fixed dc supply, the voltage V_{GS} is a fixed in magnitude, hence this is called fixed bias configuration. However, the configuration requires two supplies, hence this is not one of the many used configurations.


Fixed Bias Configuration



Plotting Shockley's Equation

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

S.No.	V_{GS} (V)	I_D (mA)
1.	0	I_{DSS}
2.	$0.3V_P$	$I_{DSS}/2$
3.	$0.5V_P$	$I_{DSS}/4$
4.	V_P	0



Finding the solution for Fixed bias configuration

$$-V_{GG} - V_{GS} = 0$$

$$V_{GS} = -V_{GG}$$

Fixed Bias Configuration

Determine the following for the network of Fig. 6.6.

- (a) V_{GSQ}
- (b) I_{DQ}
- (c) V_{DS}
- (d) V_D
- (e) V_G
- (f) V_S




Figure 6.6 Example 6.1.

Solution

Mathematical Approach:

- (a) $V_{GSQ} = -V_{GG} = -2 \text{ V}$
- (b)
$$I_{DQ} = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2 = 10 \text{ mA} \left(1 - \frac{-2 \text{ V}}{-8 \text{ V}} \right)^2$$
$$= 10 \text{ mA} (1 - 0.25)^2 = 10 \text{ mA} (0.75)^2 = 10 \text{ mA} (0.5625)$$
$$= 5.625 \text{ mA}$$
- (c)
$$V_{DS} = V_{DD} - I_D R_D = 16 \text{ V} - (5.625 \text{ mA})(2 \text{ k}\Omega)$$
$$= 16 \text{ V} - 11.25 \text{ V} = 4.75 \text{ V}$$
- (d) $V_D = V_{DS} = 4.75 \text{ V}$
- (e) $V_G = V_{GS} = -2 \text{ V}$
- (f) $V_S = 0 \text{ V}$

Graphical Approach:

The resulting Shockley curve and the vertical line at $V_{GS} = -2\text{ V}$ are provided in Fig. 6.7. It is certainly difficult to read beyond the second place without significantly in-




Figure 6.7 Graphical solution for the network of Fig. 6.6.

S.No.	$V_{GS}(\text{V})$	$I_D(\text{mA})$
1.	0	I_{DSS}
2.	$0.3V_P$	$I_{DSS}/2$
3.	$0.5V_P$	$I_{DSS}/4$
4.	V_P	0

creasing the size of the figure, but a solution of 5.6 mA from the graph of Fig. 6.7 is quite acceptable. Therefore, for part (a),

$$V_{GSQ} = -V_{GG} = -2\text{ V}$$

(b) $I_{DQ} = 5.6\text{ mA}$

(c) $V_{DS} = V_{DD} - I_D R_D = 16\text{ V} - (5.6\text{ mA})(2\text{ k}\Omega)$
 $= 16\text{ V} - 11.2\text{ V} = 4.8\text{ V}$



(d) $V_D = V_{DS} = 4.8\text{ V}$

(e) $V_G = V_{GS} = -2\text{ V}$

(f) $V_S = 0\text{ V}$

The results clearly confirm the fact that the mathematical and graphical approaches generate solutions that are quite close.

Self Bias Configuration



$$V_{R_S} = I_D R_S$$

$$-V_{GS} - V_{R_S} = 0$$


$$V_{GS} = -V_{R_S}$$

$$V_{GS} = -I_D R_S$$

DC Analysis of self bias circuit

Self Bias Configuration

Mathematical Solution



$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$


$$= I_{DSS} \left(1 - \frac{-I_D R_S}{V_P} \right)^2$$

$$I_D = I_{DSS} \left(1 + \frac{I_D R_S}{V_P} \right)^2$$

$$I_D^2 + K_1 I_D + K_2 = 0$$

The quadratic Eq. can be solved for solution for I_D

Graphical Solution



$$V_{R_S} + V_{DS} + V_{R_D} - V_{DD} = 0$$

$$V_{DS} = V_{DD} - V_{R_S} - V_{R_D} = V_{DD} - I_S R_S - I_D R_D$$


$$I_D = I_S$$

$$V_{DS} = V_{DD} - I_D (R_S + R_D)$$

$$V_S = I_D R_S$$

$$V_G = 0 \text{ V}$$

$$V_D = V_{DS} + V_S = V_{DD} - V_{R_D}$$



Self Bias Configuration

For the indicated loop, $V_{GS} = -I_D R_S$

To solve this equation:


- Select an $I_D < I_{DSS}$ and use the component value of R_S to calculate V_{GS}
- Plot the point identified by I_D and V_{GS} . Draw a line from the origin of the axis to this point.
- Plot the transfer curve using I_{DSS} and V_P ($V_P = V_{GSoff}$ in specification sheets) and a few points such as $I_D = I_{DSS}/4$ and $I_D = I_{DSS}/2$ etc.

The Q-point is located where the first line intersects the transfer curve. Use the value of I_D at the Q-point (I_{DQ}) to solve for the other voltages:

$$V_{DS} = V_{DD} - I_D (R_S + R_D)$$


$$V_S = I_D R_S$$

$$V_D = V_{DS} + V_S = V_{DD} - V_{RD}$$



Determine the following for the network of Fig. 6.12.

- (a) V_{GSQ} .
- (b) I_{DQ} .
- (c) V_{DS} .
- (d) V_S .
- (e) V_G .
- (f) V_D .



(a) The gate-to-source voltage is determined by

$$V_{GS} = -I_D R_S$$

Choosing $I_D = 4\text{ mA}$, we obtain

$$V_{GS} = -(4\text{ mA})(1\text{ k}\Omega) = -4\text{ V}$$

The result is the plot of Fig. 6.13 as defined by the network.




Figure 6.13 Sketching the self-bias line for the network of Fig. 6.12.

If we happen to choose $I_D = 8 \text{ mA}$, the resulting value of V_{GS} would be -8 V , as shown on the same graph. In either case, the same straight line will result, clearly demonstrating that any appropriate value of I_D can be chosen as long as the corresponding value of V_{GS} as determined by Eq. (6.10) is employed. In addition, keep in mind that the value of V_{GS} could be chosen and the value of I_D calculated with the same resulting plot.

For Shockley's equation, if we choose $V_{GS} = V_P/2 = -3 \text{ V}$, we find that $I_D = I_{DSS}/4 = 8 \text{ mA}/4 = 2 \text{ mA}$, and the plot of Fig. 6.14 will result, representing the characteristics of the device. The solution is obtained by superimposing the network characteristics defined by Fig. 6.13 on the device characteristics of Fig. 6.14 and finding the point of intersection of the two as indicated on Fig. 6.15. The resulting operating point results in a quiescent value of gate-to-source voltage of

$$V_{GSQ} = -2.6 \text{ V}$$




Figure 6.14 Sketching the device characteristics for the JFET of Fig. 6.12.




Figure 6.15 Determining the Q -point for the network of Fig. 6.12.

(b) At the quiescent point:

$$I_{DQ} = \mathbf{2.6\text{ mA}}$$

$$\begin{aligned}\text{(c) Eq. (6.11): } V_{DS} &= V_{DD} - I_D(R_S + R_D) \\ &= 20\text{ V} - (2.6\text{ mA})(1\text{ k}\Omega + 3.3\text{ k}\Omega) \\ &= 20\text{ V} - 11.18\text{ V} \\ &= \mathbf{8.82\text{ V}}\end{aligned}$$

$$\begin{aligned}\text{(d) Eq. (6.12): } V_S &= I_D R_S \\ &= (2.6\text{ mA})(1\text{ k}\Omega) \\ &= \mathbf{2.6\text{ V}}\end{aligned}$$

$$\text{(e) Eq. (6.13): } V_G = \mathbf{0\text{ V}}$$

$$\text{(f) Eq. (6.14): } V_D = V_{DS} + V_S = 8.82\text{ V} + 2.6\text{ V} = \mathbf{11.42\text{ V}}$$

$$\text{or } V_D = V_{DD} - I_D R_D = 20\text{ V} - (2.6\text{ mA})(3.3\text{ k}\Omega) = \mathbf{11.42\text{ V}}$$

Voltage Divider Biasing


V_G is equal to the voltage across divider resistor R_2 :

$$V_G = \frac{R_2 V_{DD}}{R_1 + R_2}$$

Using Kirchhoff's Law:


$$V_{GS} = V_G - I_D R_S$$

The Q point is established by plotting a line that intersects the transfer curve.



Voltage Divider Biasing

Voltage-Divider Q-point



Step 1

Plot the line by plotting two points:


- $V_{GS} = V_G$, $I_D = 0$ A
- $V_{GS} = 0$ V, $I_D = V_G / R_S$

Step 2

Plot the transfer curve by plotting I_{DSS} , V_P and the calculated values of I_D

Step 3

The Q-point is located where the line intersects the transfer curve



Voltage Divider Biasing

Voltage-Divider Bias Calculations

Using the value of I_D at the Q-point, solve for the other variables in the voltage-divider bias circuit:

$$V_{DS} = V_{DD} - I_D(R_D + R_S)$$

$$V_D = V_{DD} - I_D R_D$$

$$V_S = I_D R_S$$

$$I_{R1} = I_{R2} = \frac{V_{DD}}{R_1 + R_2}$$




Figure 6.23 Effect of R_S on the resulting Q-point.

Increasing values of R_S result in lower quiescent values of I_D more negative values of V_{GS}

FET Amplifiers

FET Small-Signal Model

Transconductance

The relationship of a change in I_D to the corresponding change in V_{GS} is called **transconductance**

Transconductance is denoted g_m and given by:


$$g_m = \frac{\Delta I_D}{\Delta V_{GS}}$$

Brief recap

FETs provide:

- Excellent voltage gain
- High input impedance
- Low-power consumption
- Good frequency range

Graphical Determination of g_m



Mathematical Definitions of g_m

$$g_m = \frac{\Delta I_D}{\Delta V_{GS}}$$

$$g_m = \frac{2I_{DSS}}{|V_P|} \left[1 - \frac{V_{GS}}{V_P} \right]$$

Where $V_{GS}=0V$ $g_{m0} = \frac{2I_{DSS}}{|V_P|}$

$$g_m = g_{m0} \left[1 - \frac{V_{GS}}{V_P} \right]$$

Where $1 - \frac{V_{GS}}{V_P} = \sqrt{\frac{I_D}{I_{DSS}}}$

$$g_m = g_{m0} \left(1 - \frac{V_{GS}}{V_P} \right) = g_{m0} \sqrt{\frac{I_D}{I_{DSS}}}$$


FET Impedance

Input impedance:

$$Z_i = \infty \Omega$$

Output Impedance:

$$Z_o = r_d = \frac{1}{y_{os}}$$




Definition of r_d using the JFET drain characteristics

where:

$$r_d = \left. \frac{\Delta V_{DS}}{\Delta I_D} \right|_{V_{GS} = \text{constant}}$$

y_{os} = admittance parameter listed on FET specification sheets.

FET AC Equivalent Circuit




Example

Given $y_{fs} = 3.8 \text{ mS}$ and $y_{os} = 20 \text{ } \mu\text{S}$, sketch the FET ac equivalent model.


Solution

$$g_m = y_{fs} = 3.8 \text{ mS} \quad \text{and} \quad r_d = \frac{1}{y_{os}} = \frac{1}{20 \text{ } \mu\text{S}} = 50 \text{ k}\Omega$$


resulting in the ac equivalent model of Fig. 9.9.



Common Source Fixed bias Circuit



JFET fixed bias configuration




Substituting the JFET ac equivalent circuit unit into the JFET configuration

The input is on the gate and the output is on the drain

There is a 180° phase shift between input and output

Common Source Fixed bias Circuit



Input impedance:

$$Z_i = R_G$$

Output impedance:

$$Z_o = R_D \parallel r_d$$

$$Z_o \cong R_D \Big|_{r_d \geq 10R_D}$$

Voltage gain:

$$A_v = \frac{V_o}{V_i} = -g_m (r_d \parallel R_D)$$


$$A_v = \frac{V_o}{V_i} = -g_m R_D \Big|_{r_d \geq 10R_D}$$

$$V_o = -g_m V_{gs} (r_d \parallel R_D)$$


$$V_{gs} = V_i$$

$$V_o = -g_m V_i (r_d \parallel R_D)$$

Common-Source (CS) Self-Bias Circuit



This is a common-source amplifier configuration, so the input is on the gate and the output is on the drain



There is a 180° phase shift between input and output

Calculations

Input impedance:

$$Z_i = R_G$$

Output impedance:


$$Z_o = r_d \parallel R_D$$

$$Z_o \cong R_D \Big|_{r_d \geq 10R_D}$$



Voltage gain:

$$A_v = -g_m (r_d \parallel R_D)$$

$$A_v = -g_m R_D \Big|_{r_d \geq 10R_D}$$



Common-Source (CS) Voltage-Divider Bias



Calculations

Input impedance:

$$Z_i = R_1 \parallel R_2$$

Output impedance:


$$Z_o = r_d \parallel R_D$$

$$Z_o \cong R_D \Big|_{r_d \geq 10R_D}$$

Voltage gain:

$$A_v = -g_m (r_d \parallel R_D)$$


$$A_v = -g_m R_D \Big|_{r_d \geq 10R_D}$$



ELECTRONIC DEVICES AND CIRCUIT THEORY

TENTH EDITION

BOYLESTAD



PEARSON

Chapter 6: Field-Effect Transistors

FETs vs. BJTs

Similarities:

- **Amplifiers**
- **Switching devices**
- **Impedance matching circuits**

Differences:

- **FETs are voltage controlled devices. BJTs are current controlled devices.**
- **FETs have a higher input impedance. BJTs have higher gains.**
- **FETs are less sensitive to temperature variations and are more easily integrated on ICs.**
- **FETs are generally more static sensitive than BJTs.**

FET Types


- **JFET:** Junction FET
- **MOSFET:** Metal–Oxide–Semiconductor FET
 - **D-MOSFET:** Depletion MOSFET
 - **E-MOSFET:** Enhancement MOSFET

JFET Construction

There are two types of JFETs

- ***n*-channel**
- ***p*-channel**

The *n*-channel is more widely used.



There are three terminals:

- **Drain (D)** and **Source (S)** are connected to the *n*-channel
- **Gate (G)** is connected to the *p*-type material

JFET Operation: The Basic Idea

JFET operation can be compared to a water spigot.

The source of water pressure is the accumulation of electrons at the negative pole of the drain-source voltage.

The drain of water is the electron deficiency (or holes) at the positive pole of the applied voltage.

The control of flow of water is the gate voltage that controls the width of the n-channel and, therefore, the flow of charges from source to drain.



JFET Operating Characteristics


There are three basic operating conditions for a JFET:

- **$V_{GS} = 0$, V_{DS} increasing to some positive value**
- **$V_{GS} < 0$, V_{DS} at some positive value**
- **Voltage-controlled resistor**

JFET Operating Characteristics: $V_{GS} = 0\text{ V}$

Three things happen when $V_{GS} = 0$ and V_{DS} is increased from 0 to a more positive voltage


- The depletion region between p-gate and n-channel increases as electrons from n-channel combine with holes from p-gate.
- Increasing the depletion region, decreases the size of the n-channel which increases the resistance of the n-channel.
- Even though the n-channel resistance is increasing, the current (I_D) from source to drain through the n-channel is increasing. This is because V_{DS} is increasing.



JFET Operating Characteristics: Pinch Off

If $V_{GS} = 0$ and V_{DS} is further increased to a more positive voltage, then the depletion zone gets so large that it **pinches off** the n-channel.


This suggests that the current in the n-channel (I_D) would drop to 0A, but it does just the opposite—as V_{DS} increases, so does I_D .



JFET Operating Characteristics: Saturation


At the pinch-off point:

- Any further increase in V_{GS} does not produce any increase in I_D . V_{GS} at pinch-off is denoted as V_P .
- I_D is at saturation or maximum. It is referred to as I_{DSS} .
- The ohmic value of the channel is maximum.



JFET Operating Characteristics


As V_{GS} becomes more negative, the depletion region increases.



JFET Operating Characteristics

As V_{GS} becomes more negative:

- The JFET experiences pinch-off at a lower voltage (V_P).
- I_D decreases ($I_D < I_{DSS}$) even though V_{DS} is increased.
- Eventually I_D reaches 0 A. V_{GS} at this point is called V_P or $V_{GS(off)}$.




Also note that at high levels of V_{DS} the JFET reaches a breakdown situation. I_D increases uncontrollably if $V_{DS} > V_{DSmax}$.

JFET Operating Characteristics: Voltage-Controlled Resistor

The region to the left of the pinch-off point is called the **ohmic region**.


The JFET can be used as a variable resistor, where V_{GS} controls the drain-source resistance (r_d). As V_{GS} becomes more negative, the resistance (r_d) increases.

$$r_d = \frac{r_o}{\left(1 - \frac{V_{GS}}{V_P}\right)^2}$$



p-Channel JFETs


The *p*-channel JFET behaves the same as the *n*-channel JFET, except the voltage polarities and current directions are reversed.



p-Channel JFET Characteristics


As V_{GS} increases more positively

- The depletion zone increases
- I_D decreases ($I_D < I_{DSS}$)
- Eventually $I_D = 0$ A



Also note that at high levels of V_{DS} the JFET reaches a breakdown situation: I_D increases uncontrollably if $V_{DS} > V_{DSmax}$.

N-Channel JFET Symbol



JFET Transfer Characteristics

The transfer characteristic of input-to-output is not as straightforward in a JFET as it is in a BJT.


In a BJT, β indicates the relationship between I_B (input) and I_C (output).

In a JFET, the relationship of V_{GS} (input) and I_D (output) is a little more complicated:

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

JFET Transfer Curve

This graph shows the value of I_D for a given value of V_{GS} .



Plotting the JFET Transfer Curve

Using I_{DSS} and V_p ($V_{GS(off)}$) values found in a specification sheet, the transfer curve can be plotted according to these three steps:

Step 1

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

Solving for $V_{GS} = 0V$ $I_D = I_{DSS}$

Step 2

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

Solving for $V_{GS} = V_p$ ($V_{GS(off)}$) $I_D = 0A$

Step 3

Solving for $V_{GS} = 0V$ to V_p $I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$

JFET Specifications Sheet

Electrical Characteristics

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Gate-Source Breakdown Voltage ($I_G = -10 \mu\text{A}$, $V_{DS} = 0$)	$V_{(BR)GS}$	-25	—	—	Vdc
Gate Reverse Current ($V_{GS} = -15 \text{ Vdc}$, $V_{DS} = 0$) ($V_{GS} = -15 \text{ Vdc}$, $V_{DS} = 0$, $T_A = 100^\circ\text{C}$)	I_{GSS}	—	—	-1.0 -200	nAdc
Gate Source Cutoff Voltage ($V_{DS} = 15 \text{ Vdc}$, $I_D = 10 \text{ nAdc}$)	$V_{GS(off)}$	-0.5	—	-6.0	Vdc
Gate Source Voltage ($V_{DS} = 15 \text{ Vdc}$, $I_D = 100 \mu\text{Adc}$)	V_{GS}	—	-2.5	—	Vdc

ON CHARACTERISTICS

Zero-Gate-Voltage Drain Current* ($V_{DS} = 15 \text{ Vdc}$, $V_{GS} = 0$)	I_{DSS}	1.0	3.0	5.0	mAdc
--	-----------	-----	-----	-----	------

SMALL-SIGNAL CHARACTERISTICS


Forward Transfer Admittance Common Source* ($V_{DS} = 15 \text{ Vdc}$, $V_{GS} = 0$, $f = 1.0 \text{ kHz}$)	$ y_{fs} $	1000	—	5000	μmhos
Output Admittance Common Source* ($V_{DS} = 15 \text{ Vdc}$, $V_{GS} = 0$, $f = 1.0 \text{ kHz}$)	$ y_{os} $	—	10	50	μmhos
Input Capacitance ($V_{DS} = 15 \text{ Vdc}$, $V_{GS} = 0$, $f = 1.0 \text{ MHz}$)	C_{iss}	—	4.5	7.0	pF
Reverse Transfer Capacitance ($V_{DS} = 15 \text{ Vdc}$, $V_{GS} = 0$, $f = 1.0 \text{ MHz}$)	C_{rss}	—	1.5	3.0	pF

*Pulse Test: Pulse Width $\leq 630 \text{ ms}$; Duty Cycle $\leq 10\%$

JFET Specifications Sheet

Maximum Ratings


MAXIMUM RATINGS			
Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	25	Vdc
Drain-Gate Voltage	V_{DG}	25	Vdc
Reverse Gate-Source Voltage	V_{GSR}	-25	Vdc
Gate Current	I_G	10	mAdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	310 2.82	mW mW/°C
Junction Temperature Range	T_J	125	°C
Storage Channel Temperature Range	T_{stg}	-65 to +150	°C



Refer to 2N4220 for graphs.

more...

Case and Terminal Identification



Testing JFETs

- **Curve Tracer**

A curve tracer displays the I_D versus V_{DS} graph for various levels of V_{GS} .

- **Specialized FET Testers**

These testers show I_{DSS} for the JFET under test.

MOSFETs

MOSFETs have characteristics similar to JFETs and additional characteristics that make them very useful.


There are two types of MOSFETs:

- **Depletion-Type**
- **Enhancement-Type**

Depletion-Type MOSFET Construction

The **Drain** (D) and **Source** (S) connect to the n -doped regions. These n -doped regions are connected via an n -channel. This n -channel is connected to the **Gate** (G) via a thin insulating layer of SiO_2 .


The n -doped material lies on a p -doped substrate that may have an additional terminal connection called **Substrate** (SS).



Basic MOSFET Operation

A depletion-type MOSFET can operate in two modes:

- Depletion mode
- Enhancement mode




D-Type MOSFET in Depletion Mode

Depletion Mode

The characteristics are similar to a JFET.

- When $V_{GS} = 0 \text{ V}$, $I_D = I_{DSS}$
- When $V_{GS} < 0 \text{ V}$, $I_D < I_{DSS}$
- The formula used to plot the transfer curve still applies:

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$




D-Type MOSFET in Enhancement Mode

Enhancement Mode


- $V_{GS} > 0 \text{ V}$
- I_D increases above I_{DSS}
- The formula used to plot the transfer curve still applies:

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$




Note that V_{GS} is now a positive polarity

p-Channel D-Type MOSFET



D-Type MOSFET Symbols




Specification Sheet

Maximum Ratings

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage 2N3797	V_{DS}	20	Vdc
Gate-Source Voltage	V_{GS}	± 10	Vdc
Drain Current	I_D	20	mA dc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	200 1.14	mW mW/ $^\circ\text{C}$
Junction Temperature Range	T_J	+175	$^\circ\text{C}$
Storage Channel Temperature Range	T_{UG}	-65 to +200	$^\circ\text{C}$



more...

Specification Sheet

Electrical Characteristics


ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Drain Source Breakdown Voltage ($V_{GS} = -7.0\text{ V}$, $I_D = 5.0\text{ }\mu\text{A}$)	$V_{(BR)DSX}$	20	25	—	Vdc
Gate Reverse Current (1) ($V_{GS} = -10\text{ V}$, $V_{DS} = 0$) ($V_{GS} = -10\text{ V}$, $V_{DS} = 0$, $T_A = 150^\circ\text{C}$)	I_{GSS}	—	—	1.0 200	pAdc
Gate Source Cutoff Voltage ($I_D = 2.0\text{ }\mu\text{A}$, $V_{DS} = 10\text{ V}$)	$V_{GS(off)}$	—	-5.0	-7.0	Vdc
Drain-Gate Reverse Current (1) ($V_{DG} = 10\text{ V}$, $I_S = 0$)	I_{DGO}	—	—	1.0	pAdc
ON CHARACTERISTICS					
Zero-Gate-Voltage Drain Current ($V_{DS} = 10\text{ V}$, $V_{GS} = 0$)	I_{DSS}	2.0	2.9	6.0	mAdc
On-State Drain Current ($V_{DS} = 10\text{ V}$, $V_{GS} = +3.5\text{ V}$)	$I_{D(on)}$	9.0	14	18	mAdc
SMALL-SIGNAL CHARACTERISTICS					
Forward Transfer Admittance ($V_{DS} = 10\text{ V}$, $V_{GS} = 0$, $f = 1.0\text{ kHz}$)	$ Y_{fs} $	1500	2300	3000	μmhos
($V_{DS} = 10\text{ V}$, $V_{GS} = 0$, $f = 1.0\text{ MHz}$)		1500	—	—	
Output Admittance ($I_{DS} = 10\text{ V}$, $V_{GS} = 0$, $f = 1.0\text{ kHz}$)	$ Y_{os} $	—	27	60	μmhos
Input Capacitance ($V_{DS} = 10\text{ V}$, $V_{GS} = 0$, $f = 1.0\text{ MHz}$)	C_{iss}	—	6.0	8.0	pF
Reverse Transfer Capacitance ($V_{DS} = 10\text{ V}$, $V_{GS} = 0$, $f = 1.0\text{ MHz}$)	C_{rss}	—	0.5	0.8	pF
FUNCTIONAL CHARACTERISTICS					
Noise Figure ($V_{DS} = 10\text{ V}$, $V_{GS} = 0$, $f = 1.0\text{ kHz}$, $R_G = 3\text{ megohms}$)	NF	—	3.8	—	dB

(1) This value of current includes both the FET leakage current as well as the leakage current associated with the test socket and fixture when measured under best attainable conditions.

E-Type MOSFET Construction


- The **Drain** (D) and **Source** (S) connect to the n -doped regions. These n -doped regions are connected via an n -channel
- The **Gate** (G) connects to the p -doped substrate via a thin insulating layer of SiO_2
- There is no channel
- The n -doped material lies on a p -doped substrate that may have an additional terminal connection called the **Substrate** (SS)



Basic Operation of the E-Type MOSFET

The enhancement-type MOSFET operates only in the enhancement mode.

- V_{GS} is always positive
- As V_{GS} increases, I_D increases
- As V_{GS} is kept constant and V_{DS} is increased, then I_D saturates (I_{DSS}) and the saturation level, V_{DSsat} is reached




E-Type MOSFET Transfer Curve

To determine I_D given V_{GS} :

$$I_D = k(V_{GS} - V_T)^2$$

Where:

V_T = threshold voltage
or voltage at which the
MOSFET turns on




k , a constant, can be determined by using
values at a specific point and the formula:

$$k = \frac{I_{D(ON)}}{(V_{GS(ON)} - V_T)^2}$$

V_{DSsat} can be calculated by:


$$V_{DSsat} = V_{GS} - V_T$$

p-Channel E-Type MOSFETs



The *p*-channel enhancement-type MOSFET is similar to the *n*-channel, except that the voltage polarities and current directions are reversed.

MOSFET Symbols




Specification Sheet

Maximum Ratings

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	25	Vdc
Drain-Gate Voltage	V_{DG}	30	Vdc
Gate-Source Voltage*	V_{GS}	30	Vdc
Drain Current	I_D	30	mA dc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	300 1.7	mW mW/ $^\circ\text{C}$
Junction Temperature Range	T_J	175	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +175	$^\circ\text{C}$

* Transient potentials of ± 75 Volt will not cause gate-oxide failure.



more...

Specification Sheet

Electrical Characteristics

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($I_D = 10\ \mu\text{A}$, $V_{GS} = 0$)		$V_{(BR)DSX}$	25	—	Vdc
Zero-Gate-Voltage Drain Current ($V_{DS} = 10\ \text{V}$, $V_{GS} = 0$) $T_A = 25^\circ\text{C}$ $T_A = 150^\circ\text{C}$		I_{DSS}	— —	10 10	nAdc μAdc
Gate Reverse Current ($V_{GS} = \pm 15\ \text{Vdc}$, $V_{DS} = 0$)		I_{GSS}	—	± 10	pAdc
ON CHARACTERISTICS					
Gate Threshold Voltage ($V_{DS} = 10\ \text{V}$, $I_D = 10\ \mu\text{A}$)		$V_{GS(Th)}$	1.0	5	Vdc
Drain-Source On-Voltage ($I_D = 2.0\ \text{mA}$, $V_{GS} = 10\ \text{V}$)		$V_{DS(on)}$	—	1.0	V
On-State Drain Current ($V_{GS} = 10\ \text{V}$, $V_{DS} = 10\ \text{V}$)		$I_{D(on)}$	3.0	—	mAdc
SMALL-SIGNAL CHARACTERISTICS					
Forward Transfer Admittance ($V_{DS} = 10\ \text{V}$, $I_D = 2.0\ \text{mA}$, $f = 1.0\ \text{kHz}$)		$ y_{fs} $	1000	—	μmho
Input Capacitance ($V_{DS} = 10\ \text{V}$, $V_{GS} = 0$, $f = 140\ \text{kHz}$)		C_{iss}	—	5.0	pF
Reverse Transfer Capacitance ($V_{DS} = 0$, $V_{GS} = 0$, $f = 140\ \text{kHz}$)		C_{rss}	—	1.3	pF
Drain-Substrate Capacitance ($V_{DS(UB)} = 10\ \text{V}$, $f = 140\ \text{kHz}$)		$C_{d(sub)}$	—	5.0	pF
Drain-Source Resistance ($V_{GS} = 10\ \text{V}$, $I_D = 0$, $f = 1.0\ \text{kHz}$)		$r_{ds(on)}$	—	300	ohms
SWITCHING CHARACTERISTICS					
Turn-On Delay (Fig. 5)	$I_D = 2.0\ \text{mAdc}$, $V_{DS} = 10\ \text{Vdc}$, ($V_{GS} = 10\ \text{Vdc}$) (See Figure 9; Times Circuit Determined)	t_{d1}	—	45	ns
Rise Time (Fig. 6)		t_r	—	65	ns
Turn-Off Delay (Fig. 7)		t_{d2}	—	60	ns
Fall Time (Fig. 8)		t_f	—	100	ns

Handling MOSFETs

MOSFETs are very sensitive to static electricity. Because of the very thin SiO_2 layer between the external terminals and the layers of the device, any small electrical discharge can create an unwanted conduction.

Protection


- **Always transport in a static sensitive bag**
- **Always wear a static strap when handling MOSFETs**
-
- **Apply voltage limiting devices between the gate and source, such as back-to-back Zeners to limit any transient voltage.**

VMOS Devices

VMOS (vertical MOSFET) increases the surface area of the device.

Advantages

- VMOS devices handle higher currents by providing more surface area to dissipate the heat.
- VMOS devices also have faster switching times.




CMOS Devices

CMOS (complementary MOSFET) uses a *p*-channel and *n*-channel MOSFET; often on the same substrate as shown here.

Advantages

- Useful in logic circuit designs
- Higher input impedance
- Faster switching speeds
- Lower operating power levels



Summary Table

