

II BE Mid Semester Test III 2023
(IT A&B) Engineering
(31TRC4): (DIGITAL ELECTRONICS)

Duration: 70 min

Maximum Marks : 20

Note: Attempt any four questions. All questions are of equal marks.

- Q.1)** Design a counter with the following sequence 0,1,3,2,6,4,5,7 using RS flip flop.
- Q.2)** What is Race around condition in JK flip flop and how it can be removed??
- Q.3)** What is shift register and how many clock cycles are taken by each type of shift register for loading and shifting of data.
- Q.4)** How Synchronous counters differ from Asynchronous counter? Explain working of four bit ripple up counter.
- Q.5)** Describe the working of any two types of A to D converters.