


Q1 memory hierarchy question -

- Q1. What where can a block be placed in the upper level
- Q2. How is a block found if it is in upper level
- Q3. Which block should be replaced on a miss.
- Q4. What happens on write.

For example, assume config. of we have cache memory of 128 blocks and main memory of 4096 blocks, total words in a cache memory = 16 and main memory is also = 16



Ans $\Rightarrow$ There's a mechanism:-

Mapping functions:-

Q1 Direct Mapping


2.1. size of cache

0% 128

implementation is easy because of modulo division operator

Disadvantage $\Rightarrow$ contention may arise.

$\uparrow$ over-writing $\uparrow$ no utilisation of empty cache $\uparrow$




② Associative Mapping

- * No contention / flexibility
- * uses replacement algorithm
least recently used algorithm.

Disadvantage $\Rightarrow$ complex implementation


first come first serve
random algorithm



③ Set - Associative Mapping

combination of above two.

Cache Memory



* cache memory works on the principle of locality of reference.

* frequently used data in cache memory

* 90% time of a program
10% portion of a program

Locality of reference

① temporal

In terms of time

spatial

In terms of space

* Data transfer betⁿ main memory and cache is via block.

cache Hit $\Rightarrow$ block available cache.

cache miss $\Rightarrow$ block not ava. in cache

$\downarrow$

extra time $\Rightarrow$ Miss penalty



SIA

Sector :- (5 to 77 byte)
one of the segment that make up a track

A sector is a smaller

seek :-

The process of ~~the~~ positioning head with a precise track on

read/write head :-

HD uses a read/write head to access the disk.

platters

each have two recordable surface

Rotational speed

Stump of platters is rotated at 5400 to 1500 RPM


Diameter

1 - 3.5 Inches


No. of tracks per surface $\rightarrow$ 10K to 50K

innovation $\rightarrow$ 50 (RPM)

each track have 100 - 500 sectors



Q3 what happens on a write :-



- 1) write through $\rightarrow$ simultaneous updation in main
- 2) write back $\downarrow$

Each cache memory if updation of eg 31 but not in main memory and assigns dirty bit indicating main memory if updation of eg 31, next time while over-writing updation will be done on main memory.

A Average Memory Access time for com. sys.

$$t = hC + (1 - h)M$$

where h = hit rate


M = miss penalty

C = time to access info. in the cache

$(1 - h) \Rightarrow$ miss rate




contains from accessed pages
TLB → Translation look aside buffer




Q. How many times the processor is referring to memory

Processor



I/O & external memory with & (extended memory)



36 bit 8 bit data transfer

add A, B


instr. cycle (3 phases)

Fetch - Decode - Execute

↓

less amount of compared with fetch & execute, ∴ ignore.

one instr. taking 3 memory locations



machine cycle

1 Bus operation

Fetch

Execute

Basic steps /

ATL

Register transfer level activities / states

(S in basic perf. evaluation)

logical cylinder

all the tracks under the head at the given point on all the surface

(no. of tracks)

To access data the OS must direct the disk through a three stage process.

1-> position the head over the proper track, this op. is called seek and the time to move the head to desired track is called the seek time. The disk manufacturer report min. seek time, max seek time and average seek time (avg $\Rightarrow$ 3 milli sec to 30 milli sec).

2-> once the head reached the correct track, we must wait for desired sector to rotate under the read write head.

Time $\Rightarrow$ rotational delay / latency.

The average latency to desired is half away around the disk (divide by 0.5)

3-> Transfer time

Time to transfer a block of bits. It is a fn of sector size, rotational speed and recording density of the track.

OS $\Rightarrow$ swap in / swap out by DMA (Part of I/O) technique
Direct memory access.

processor issues virtual or logical address.

virtual or logical addr.

Translate $\downarrow$


MMU

physical address.

Not converted x, translated

MMU $\Rightarrow$ Memory management unit does the translation

$\rightarrow$ combination of HW & SW.



$$G = 2^{30} \text{ M}$$


32 bit address, Addr. space? $2^{32} = 4 \text{ Gb}$
 $2^{33} = 8 \text{ Gb}$

only 5k bit बढ़ाई या size required is just getting double $\Rightarrow$ inefficient

* small pages $\Rightarrow$ number of pages बढ़ जाँगी or time $\Rightarrow$ factors add-on होगी

* If large pages are used then memory waste होगी

Addr. Translation in virtual memory :-



$$1 + 4\left(10 + 50 \cdot \frac{40}{100} \times 100\right)$$

~~$$1 + \frac{4}{100} [10 + 50] \Rightarrow 1 + \frac{4}{100} \times 60$$~~

$$\frac{10 + 24}{10} = \underline{3.4 \text{ sec.}}$$

weisen schien

$$\frac{\text{without cache}}{\text{with cache}} \Rightarrow \frac{130 \times 10}{100(0.95 \times 10 + 0.05 \times 17) + 30(0.9 \times 1 + 0.1 \times 17)}$$

Instruction reqd and write

$$\frac{1300}{100(180 + 75)} \Rightarrow \frac{1300}{258} = 5.04$$

* so computer system with cache is ≈ 5 times faster.


E.g. same que with ideal cache in 2nd pl.
soln

$$\frac{130 \times 10}{100(1) + 30(1)} = \frac{1300}{130} = 10$$

$$\frac{1300}{258} = 1.98$$


Virtual Memory

Virtual Memory	Cache Memory
Size	Speed
page (2KB - 16KB)	Block
(page fault) fault	Miss
slw	H/W




$$h = \frac{\text{no. of hits}}{\text{total number of attempts}} \times 100 \%$$

$$(1-h) \text{ (miss rate)} = \frac{\text{no. of miss}}{\text{total number of attempts}} \times 100 \%$$



* Levels of Cache memory



$$t = \text{hit time of } L_1 + \text{miss rate of } L_1 \times \text{miss penalty of } L_1$$

$$\text{miss penalty of } L_1 = \text{hit time of } L_2 + \text{miss rate of } L_2 \times \text{miss penalty of } L_2$$

Q.1] Suppose that in 1000 memory references, there are 40 in the 1st level cache and 20 misses in 2nd level cache. Assume the miss penalty of L2 cache to memory is 100 clock cycles, the hit time of L1 cache is 10 clock cycles, the

$$1000 + 40(10 + 100 \times 20) =$$

Secondary Storage :-

- Magnetic Disk

* sensitive

* made up of platters
surface = aⁿ platters

* Tracks

(sep. read write head)

Disk → collection of platters

Disk Drive → movement
rotation --- etc

Disk controller → info read and write rate ---

Logical Cylinder → To store the program

→ reduces time to read and write


sector

seek time ⇒ arm / read - write head to particular track & start at time.

Rotational Delay ⇒ Time to move the track by rotation

Tracks

Thousands of concentric circles that makes up the surface of the disk.



Problem exercise

Q7. What is the avg time to read and write a 512 byte sector for a typical disk rotating at 15000 RPM. The advertised avg seek time is 4×10^{-3} s. (milli) The transfer rate is 100 MB per sec. and the controller overhead is 0.2 milli sec, assume that the disk is idle so that there is no waiting time. Avg disk acc. time?

Avg. disk access time = seek time + rotational + transfer + controller overhead + waiting time

$$= 4 \times 10^{-3} + \frac{0.5 \times 10^{-3}}{15 \text{ RPM}} + \frac{0.5 \text{ MB}}{100 \text{ MB/s}}$$

$$+ 0.2 \times 10^{-3} + 0$$

$$= 10^{-3} (4 + \frac{0.5}{15} + \frac{0.5}{100} + 0.2)$$

Q8. The first disk drive that have 2 GB capacity was produced by IBM in 1980, it was the size of kitchen appliances and weight 250 kgs and cost at that time 40,000 \$