

CORE MATRIX DRIVE AND SHIFT REGISTER

Some of the spare IO on the Logic Board is not accessible on the Hacker Board: Spare SR Shift Register Outputs A, B, C, D If you intend to directly drive the Core Matrix Transistors (CM,QxN and CM,QyP) you need to make sure the Shift Registers outputs do not interfere. To set those you need to make sure the Shift Registers outputs do not interfere. To set those high to 3.3V with 1.2% registers. If you intend to use the Shift Registers to indirectly drive the Core Matrix Trensistors you need to pull User Port A pin 10 CM_SR_/OE low to GND with a 1—5K resistor.

ANALOG

All eight analog pins are pre-connected to different parts of the Logic Board. To use the analog pins for your own purposes, review the Logic Board connections and cut the traces associated with the solder jumpers and net-ties on the signal paths you want to use.

Two of the analog plns are shared with the Micro SD Card (SPI) header using solder jumpers (default open) on the Logic Board.

soler jumpers (certail game) in the Logic Board.

Wer Port B Pin 2, Analog A In connection or Pinca ADCC, defaults as
User Port B Pin 23, Analog B In connection to Pinca ADCC, defaults as
User Port B Pin 23, Analog B In connection to Pinca ADCC and defaults as VMFM, MON
User Port B Pin 26, Analog D In connection to Pinca ADCC and defaults as VMFM, MON
User Port B Pin 26, Analog D In connection to TOLAMON
User Port B Pin 26, Analog C In connection to TOLAMON
User Port B Pin 26, Analog C In connection to COLAMON
User Port B Pin 26, Secretable to position

Wer Port B Pin 26, Secretable to Position

Were Position

POWER

Power switched is all done on the Logic Board. Do not inject power into 5VO, 3V3, or P3V3. Those are regulated power

PASS-THROUGH PORTS

These headers are available on the Hacker Board and are wired in parallel to the same port that is on the Logic Board and Hacker Board.

USER PORT A USER P

Two of the analog pins are shared with the Micro SD Card (SPI) header using solder jumpers (D1, D2 default open) on the Logic Board and the Hacker Board.

Both SPI chip select lines are may be pulled high with resistors on the Logic Board. Some Logic Boards do not include the pull-up resistors.

SILKSCREEN FRONT

SILKSCREEN BACK



ADDRESS TABLE All 7-bit addresses should be greater than 0x07 and less than 0x78 (120).

All non-polarized capacitors are X7R or X5R ceramic unless otherwise noted.

Vipl

Visit www.Core64.io for information on assembly and optional features.

Please read the Core64 User Guide for more details.

Concept and design by Andy Geppert • www.Machineideas.com

File: Core64 HB.kicad_sch

| Sheet: / | File: Core64 HB.kicad_sch | Title: Core64 Hacker Board (HB) | Size: C | Date: 2023-02-16 | KiCad E.D.A. kicad (6.0.7-1)-1 |