

CORE 64 INTERACTIVE CORE MEMORY BADGE V0.3 DUAL BOARD

Sheet: Power



File: Interactive Core Memory Badge (Logic) Power v0.3.sch

Sheet: MCUs



File: Interactive Core Memory Badge (Logic) MCU v0.3.sch

Sheet: Core Array Driver



File: Interactive Core Memory Badge (Logic) Driver v0.3.sch

Sheet: SENSE



File: Interactive Core Memory Badge (Logic) Sense v0.3.sch

Sheet: IO Expansion



File: Interactive Core Memory Badge (Logic) IO Expansion V0.3.sch

TO DO: Move the two MCUs to this top level sheet and remove the MCU logic sheet?

Andy Geppert – Machine Ideas, LLC

Sheet: /
File: Interactive Core Memory Badge (Logic) Main v0.3.sch

Title: Core 64 – Main Sheet Index

Size: A4	Date: 2020-03-20	Rev: 0.3
KiCad E.D.A. eeschema (5.1.2-1)-1		Id: 1/6

TEENSY LC OR 3.2 AND ALKALINE/NIMH BATTERY PACK


*** MUST CUT VIN-VUSB TRACE ***

THIS IS THE STANDARD MANUFACTURED KIT CONFIGURATION

TWO POWER MODES SELECTED BY DOUBLE-THROW SWITCH:


MODE 1

BUILT-IN BATTERY PACK (Keystone 2482CN) WITH 4X "AAA" ALKALINE OR NIMH CELLS
...or 3-4 "AA" alkaline/NiMH, or 1S LiPo, but the logic board does not recharge these batteries automatically from USB power.
CONNECTED TO 3 PIN Input for Battery Pack
On PCB: SMT CONN, 3 TERM, HORZ, 2mm spacing, detent lock
Such as: Keystone 976, JST PA BM03B-PASS-1-TFT(LF)(SN), Adafruit 4391 (JST PH 3-pin aka STEMMA)
from KAWEEI Technology CW2001-03T-H01-BD-A,



MODE 2

USB 5V through Teensy LC or 3.2
VUSB is 5V from USB cable.
VIN must be supplied TO the Teensy and Core 64 Logic Board provides it.



TO DO: Teensy and feather power to -Batt or GND?
Do they need to avoid the reverse polarity detector?
Or will they interfere?

HIGH POWER SYSTEM GROUND

HACKER POWER OPTION: ADAFRUIT FEATHER WITH REQUIRED LIPO

*** MUST REMOVE ALKALINE/NIMH BATTERY PACK ***

USER MODIFICATION REQUIRED


HACKER UPGRADE TO USE FEATHER REQUIRES EITHER:

- A) REPLACE THE ALKALINE/NIMH BATTERY PACK WITH 1S LIPO IN THE SAME POWER PORT, OR ONE OF THE ALTERNATE PORTS
>>> ALTERNATE CONNECTOR 1 - Adafruit (1769) SMT 2-pin JST-PH (used with the Feather and Adafruit batteries)
>>> ALTERNATE CONNECTOR 2 - Generic SMT 2-pin .1" header option for everything else.
- B) REMOVE THE ALKALINE/NIMH BATTERY PACK AND CONNECT 1S LIPO DIRECTLY TO FEATHER JST-PH BATTERY/CHARGING PORT.

TWO ALTERNATIVE POWER MODES SELECTED BY DOUBLE-THROW SWITCH:


MODE 3

USER REPLACED 1S LIPO BATTERY 3.7 OR 4.2V
THE FEATHER WILL TRY TO CHARGE THE BATTERY AT 100mA WHEN USB POWER IS CONNECTED.
FAILURE TO USE A 1S LIPO WILL DESTROY THE CHARGER CIRCUIT ON THE FEATHER.



MODE 4


USB 5V through the Feather.
Automatically recharges a connected 1s LiPo at 100mA.




TO DO: Does Feather receive power to MCU directly from battery?
Does Feather require a battery to be connected in order to work?

HIGH POWER SYSTEM GROUND

POWER SWITCH




3.3V HIGH POWER SUPPLY




3.3V LOW POWER SUPPLY

TEENSY OR FEATHER 3.3V REGULATOR USED BY:
MCU, Analog reference, Core Sense Op-Amps, Magnetic Hall switches.



REVERSE POLARITY PROTECTION

SYSTEM CURRENT MEASUREMENT



REVERSE POLARITY DETECTION AND SYSTEM
CURRENT MEASUREMENT CLOSE TO BATTERY.

REF: <https://www.instructables.com/id/Reverse-polarity-protection-for-your-circuit-with-IRLML6344TRPBF> <https://www.digikey.com/product-detail/en/infinitech-technologies/IRLML6344TRPBF/IRLML6344TRPBFCT-ND/2538168>

Andy Geppert - Machine Ideas, LLC

Sheet: /Power/

File: Interactive Core Memory Badge (Logic) Power v0.3.sch


Title: Core 64 - Power Schematic

Size: A4 Date: 2020-03-15

KiCad E.D.A. eeschema (5.1.2-1)-1

Rev: 0.3

Id: 2/6



CORE BOARD INTERCONNECTS

YL: 6
SENSE: 2
SPARE: 2
GND, 3V3: 2
MHS: 4 (hall switches)
TOTAL=16
J1
Conn_01x16_Female

XT: 4
XB: 8
LED MATRIX: 3
(V+, SIGNAL, GND)
SPARE: 1
TOTAL=16
J2
Conn_01x16_Female

CORE ARRAY TOP COLUMN DRIVERS

CORE ARRAY BOTTOM COLUMN DRIVERS

CORE ARRAY ROW DRIVERS

CORE ARRAY POWER

CORE ARRAY ENABLE

Drive Transistor current: $3.3/470=7\text{mA}$ (too much for Teensy LC)
Matrix 1/2 select current: $3.3/6.8= 485\text{ mA}$ (does not account for voltage drop in transistors)

Andy Geppert – Machine Ideas, LLC
Sheet: /Core Array Driver/
File: Interactive Core Memory Badge (Logic) Driver v0.3.sch
Title: Core 64 – Core Array Driver
Size: A Date: 2020-03-15
KiCad E.D.A. eeschema (5.1.2-1)-1
Rev: 0.3
Id: 4/6

CORE BOARD INTERCONNECTS

YL: 6
SENSE: 2
SPARE: 2
GND, 3V3: 2
MHS: 4 (hall switches)
TOTAL=16
J1

Conn_01x16_Female

1 YL0
2 YL1
3 YL2
4 YL3
5 YL4
6 YL5
7 YL6
8 SENSE1
9 SENSE2
10 I2C_CLOCK
11 I2C_DATA
12 3V3_100mA
13 HALL_SWITCH_1
14 HALL_SWITCH_2
15 HALL_SWITCH_3
16 HALL_SWITCH_4 GND

DIGITAL LOGIC GROUND

XT: 4
XB :8
LED MATRIX: 3
(V+, SIGNAL, GND)
SPARE: 1
TOTAL=16
J2

Conn_01x16_Female

1 XT3-7
2 XT2-6
3 XT1-5
4 XT0-4
5 XB0
6 XB1
7 XB2
8 XB3
9 XB4
10 XB5
11 XB6
12 XB7
13
14 LED_MATRIX
15
16 N/C

+VSW
GND SYSTEM POWER GROUND

CORE ARRAY TOP COLUMN DRIVERS

Q5 MMBT4403LT1G
Q6 MMBT4401LT1G
Q9 MMBT4403LT1G
Q10 MMBT4401LT1G
Q15 MMBT4403LT1G
Q16 MMBT4401LT1G
Q17 MMBT4403LT1G
Q18 MMBT4401LT1G

CORE ARRAY BOTTOM COLUMN DRIVERS

Q2 MMBT4403LT1G
Q3 MMBT4401LT1G
Q7 MMBT4403LT1G
Q8 MMBT4401LT1G

CORE ARRAY ROW DRIVERS

Q11 MMBT4403LT1G
Q12 MMBT4401LT1G
Q13 MMBT4403LT1G
Q14 MMBT4401LT1G
Q19 MMBT4403LT1G
Q20 MMBT4401LT1G
Q21 MMBT4403LT1G
Q22 MMBT4401LT1G

CORE ARRAY POWER

3V3_800mA
C6 1000uF
TP15 VMEM
GND SYSTEM POWER GROUND

CORE ARRAY ENABLE

WRITE_ENABLE
TP9
R10 470
Q4 MMBT4401LT1G
TP16 CCL
R16 0.01
TP17 CCH
GND SYSTEM POWER GROUND

All core power flows to ground through this resistor.
CCL = Core Current Lowside Measurement
CCH = Core Current Highside Measurement

Drive Transistor current: $3.3/470=7\text{mA}$ (too much for Teensy LC)
Matrix 1/2 select current: $3.3/6.8= 485\text{ mA}$ (does not account for voltage drop in transistors)

Andy Geppert - Machine Ideas, LLC
Sheet: /Core Array Driver/
File: Interactive Core Memory Badge (Logic) Driver v0.3.sch
Title: Core 64 - Core Array Driver
Size: A Date: 2020-03-15
KiCad E.D.A. eeschema (5.1.2-1)-1
Rev: 0.3
Id: 4/6

CORE BOARD INTERCONNECTS

YL: 6
SENSE: 2
SPARE: 2
GND, 3V3: 2
MHS: 4 (hall switches)
TOTAL=16
J1
Conn_01x16_Female

XT: 4
XB: 8
LED MATRIX: 3
(V+, SIGNAL, GND)
SPARE: 1
TOTAL=16
J2
Conn_01x16_Female

CORE ARRAY TOP COLUMN DRIVERS

CORE ARRAY BOTTOM COLUMN DRIVERS

CORE ARRAY ROW DRIVERS

CORE ARRAY POWER

CORE ARRAY ENABLE

Drive Transistor current: $3.3/470=7\text{mA}$ (too much for Teensy LC)
Matrix 1/2 select current: $3.3/6.8= 485\text{ mA}$ (does not account for voltage drop in transistors)

Andy Geppert – Machine Ideas, LLC
Sheet: /Core Array Driver/
File: Interactive Core Memory Badge (Logic) Driver v0.3.sch
Title: Core 64 – Core Array Driver
Size: A Date: 2020-03-15
KiCad E.D.A. eeschema (5.1.2-1)-1
Rev: 0.3
Id: 4/6

CORE BOARD INTERCONNECTS

YL: 6
SENSE: 2
SPARE: 2
GND, 3V3: 2
MHS: 4 (hall switches)
TOTAL=16
J1
Conn_01x16_Female

XT: 4
XB: 8
LED MATRIX: 3
(V+, SIGNAL, GND)
SPARE: 1
TOTAL=16
J2
Conn_01x16_Female

CORE ARRAY TOP COLUMN DRIVERS

CORE ARRAY BOTTOM COLUMN DRIVERS

CORE ARRAY ROW DRIVERS

CORE ARRAY POWER

CORE ARRAY ENABLE

Drive Transistor current: $3.3/470=7\text{mA}$ (too much for Teensy LC)
Matrix 1/2 select current: $3.3/6.8= 485\text{ mA}$ (does not account for voltage drop in transistors)

Andy Geppert – Machine Ideas, LLC
Sheet: /Core Array Driver/
File: Interactive Core Memory Badge (Logic) Driver v0.3.sch
Title: Core 64 – Core Array Driver
Size: A Date: 2020-03-15
KiCad E.D.A. eeschema (5.1.2-1)-1
Rev: 0.3
Id: 4/6

CORE BOARD INTERCONNECTS

YL: 6
SENSE: 2
SPARE: 2
GND, 3V3: 2
MHS: 4 (hall switches)
TOTAL=16
J1
Conn_01x16_Female

XT: 4
XB: 8
LED MATRIX: 3
(V+, SIGNAL, GND)
SPARE: 1
TOTAL=16
J2
Conn_01x16_Female

CORE ARRAY TOP COLUMN DRIVERS

CORE ARRAY BOTTOM COLUMN DRIVERS

CORE ARRAY ROW DRIVERS

CORE ARRAY POWER

CORE ARRAY ENABLE

Drive Transistor current: $3.3/470=7\text{mA}$ (too much for Teensy LC)
Matrix 1/2 select current: $3.3/6.8= 485\text{ mA}$ (does not account for voltage drop in transistors)

Andy Geppert – Machine Ideas, LLC
Sheet: /Core Array Driver/
File: Interactive Core Memory Badge (Logic) Driver v0.3.sch
Title: Core 64 – Core Array Driver
Size: A Date: 2020-03-15
KiCad E.D.A. eeschema (5.1.2-1)-1
Rev: 0.3
Id: 4/6

CORE BOARD INTERCONNECTS

YL: 6
SENSE: 2
SPARE: 2
GND, 3V3: 2
MHS: 4 (hall switches)
TOTAL=16
J1

Conn_01x16_Female

1 YL0
2 YL1
3 YL2
4 YL3
5 YL4
6 YL5
7 YL6
8 SENSE1
9 SENSE2
10 I2C_CLOCK
11 I2C_DATA
12 3V3_100mA
13 HALL_SWITCH_1
14 HALL_SWITCH_2
15 HALL_SWITCH_3
16 HALL_SWITCH_4 GND

DIGITAL LOGIC GROUND

XT: 4
XB :8
LED MATRIX: 3
(V+, SIGNAL, GND)
SPARE: 1
TOTAL=16
J2

Conn_01x16_Female

1 XT3-7
2 XT2-6
3 XT1-5
4 XT0-4
5 XB0
6 XB1
7 XB2
8 XB3
9 XB4
10 XB5
11 XB6
12 XB7
13
14 LED_MATRIX
15
16 N/C

+VSW
GND SYSTEM POWER GROUND

CORE ARRAY TOP COLUMN DRIVERS

Q5 MMBT4403LT1G
Q6 MMBT4401LT1G
Q9 MMBT4403LT1G
Q10 MMBT4401LT1G
Q15 MMBT4403LT1G
Q16 MMBT4401LT1G
Q17 MMBT4403LT1G
Q18 MMBT4401LT1G

CORE ARRAY BOTTOM COLUMN DRIVERS

Q2 MMBT4403LT1G
Q3 MMBT4401LT1G
Q7 MMBT4403LT1G
Q8 MMBT4401LT1G

CORE ARRAY ROW DRIVERS

Q11 MMBT4403LT1G
Q12 MMBT4401LT1G
Q13 MMBT4403LT1G
Q14 MMBT4401LT1G
Q19 MMBT4403LT1G
Q20 MMBT4401LT1G
Q21 MMBT4403LT1G
Q22 MMBT4401LT1G

CORE ARRAY POWER

3V3_800mA
C6 1000uF
TP15 VMEM
GND SYSTEM POWER GROUND

CORE ARRAY ENABLE

WRITE_ENABLE
TP9
TP16 CCL
TP17 CCH
GND SYSTEM POWER GROUND

All core power flows to ground through this resistor.
CCL = Core Current Lowside Measurement
CCH = Core Current Highside Measurement


Drive Transistor current: $3.3/470=7\text{mA}$ (too much for Teensy LC)
Matrix 1/2 select current: $3.3/6.8= 485\text{ mA}$ (does not account for voltage drop in transistors)

Andy Geppert – Machine Ideas, LLC
Sheet: /Core Array Driver/
File: Interactive Core Memory Badge (Logic) Driver v0.3.sch
Title: Core 64 – Core Array Driver
Size: A Date: 2020-03-15
KiCad E.D.A. eeschema (5.1.2-1)-1
Rev: 0.3
Id: 4/6

Id: 4/6

SENSE SIGNAL PROCESSING

SENSE SIGNAL RS LATCH



Andy Geppert – Machine Ideas, LLC

Sheet: /SENSE/

File: Interactive Core Memory Badge (Logic) Sense v0.3.sch

Title: Core 64 – Sense

Size: A4

Date: 2020-03-15


Rev: 0.3

KiCad E.D.A. eeschema (5.1.2-1)-1

Id: 5/6


IO EXPANSION

TO DO: I2C Address conflicts?




I2C ID: 0100xxx
I2C address range is 32 decimal to 37 decimal or 0x20 to 0x27.


Invert PNP transistor drives



TO DO: Update this to be SA0, and some easy to add I2C OLED 4-pin header.



TO DO: Level shifter (74AHC125 or 74HCT245) not required if using 3.7V.
or SN74LV1T34DCKR
Is it fast enough?



Sheet: /IO Expansion/
File: Interactive Core Memory Badge (Logic) IO Expansion V0.3.sch

Title: Core 64 – IO Expansion

Size: A4 Date: 2020-03-24

KiCad E.D.A. eeschema (5.1.2-1)-1

Rev: v0.3

Id: 6/6