

SENSE SIGNAL DIFFERENTIAL AMPLIFIERS SENSE SIGNAL LATCH SENSE DEBUG U2C 74HC02 R31 1K8-1% R36 1K2 SENSE_RESET SENSE_PULSE > Header not populated 1K8-1% SENSE_PULSE U1A SENSE_RESET SENSE_OUT_A LM393 SENSE OUT B SENSE DEBUG SENSE_OUT_A SENSE2 U2A U2B 74HC02 SENSE1) 74HC02 74HC02 R29 R32 R33 11-1% R37 GNDD 1K5-1% 11-1% U1B SILKSCREEN: 3V3 ONLY SENSE DEBUG SENSE_OUT_B NOR -> NOT -> RS LATCH LM393 SENSE2 R35 1K5-1% 1K5-1% (3V3) U2E ____C4 74HC02 ____0.1uF GND GNDD → U1C GNDD GNDD LED MATRIX DRIVE AND LEVEL SHIFT BOARD ID AND S/N EEPROM I2C ADDRESS: 0b1010111, 0x57 (87) LED_MATRIX_3V3_SIG> LED_MATRIX_5VO_SIG M24C02 5 (12C_DATA) 6 (12C_CLOCK) SDA SILKSCREEN: 5VO ONLY LED MATRIX SCL SN74LV1T125DBVR M GNDD GNDD GNDD All non-polarized capacitors are X7R or X5R ceramic unless otherwise noted. As released 2022-06-11 Visit www.Core64.io for information on assembly and optional features.

Concept and design by Andy Geppert @ www.Machineldeas.com

Rev: 0.4

Id: 2/5

Date: 2022-06-11

Sheet: /Sense_LEDs_ID/

Size: A

File: Core64C LB v0.4 Sense_LEDs_ID.sch

Title: Core64C — Sense

KiCad E.D.A. kicad (5.1.2-1)-1

EVERYTHING ON THIS SHEET IS USER-PROVIDED OPTIONAL ADD-ONS


GPIO#1 HEADER_8-PIN_0.1 Silkscreen: 3V3 ONLY pin names SAO_G1_or_SPARE1_or_CP1 SAO_G2_or_SPARE2_or_CP2 SPARE3_or_CP3 SPARE4_or_CP4 6 SPARE_ADCO 7 Remove BAT and 3V3_MON resistors on Power sheet CORE ARRAY ENABLE to use SPARE_ADCO and 1. £ GND

GPIO#2, SPI, SD CARD

Compatible with MicroSD Card Adapter https://www.adafruit.com/product/4682 (use pins 1-6, 9)


GNDD

HEADER_11-PIN_0.1



OLED MONOCHROME 12C

Generic 0.96" (128x64) or 1.5" (128x128) 12C 4-pins, often ADDRESS: 0x3C (60 decimal) Atternate is 0x3D, not 0x7A or 0x78 (wrong 8-bit)! Must choose power polarity by soldering SJS.




GND SILKSCREEN: 3V3 ONLY, 3V3/GND sides of jumpers, I2C OLED and pin names

QWIIC 12C



12C PULL-UPS



12C ADDRESS TABLE

INCLUDED: AMBIENT LIGHT SENSOR HALL SENSOR 1 HALL SENSOR 2 HALL SENSOR 3 HALL SENSOR 4 EEPROM (BOARD ID) OPTIONAL:	0X29 (47) 0x30 (48) 0x31 (49) 0x32 (50) 0x33 (51) 0x57 (87)
OLED ANDIXOR IO Exp. MCP23017 ANDIXOR EEPROM AT24C32r NFC CLICK PN7120	0x3C (60) 0x20 (32) 0x50 (80) 0x50-53

All 7-bit addresses should be greater than 0x07 and less than 0x78 (120).

All non-polarized capacitors are X7R or X5R ceramic unless otherwise noted.

As released 2022-06-11

Visit www.Core64.io for information on assembly and optional features.

Concept and design by Andy Geppert • www.Machineldeas.com

Remove BAT and 3V3_MON

resistors on Power sheet to use SPARE_ADCO and 1.

Sheet: /Expansion/

File: Core64C LB v0.4 Expansion.sch

Title: Coreo-c - Expansion				
Size: A	Date: 2022-06-11		Rev: 0.4	
KiCad E.D.A. ki	cad (5.1.2-1)-1		ld: 3/5	

POWER SWITCH, REVERSE POLARITY PROTECTION, BATTERY VOLTAGE MONITOR


5V POWER SUPPLY

LED MATRIX. PICO, 3V3 REGULATOR, OPTIONAL ACCESSORIES

PICO VUSB / VSYS AUTOMATIC "OR" SWITCH

Q23

P-CHN Rds(on)0.06



500 VIN MAX 7.5V 115 10k LP38693MP-5.0 C8_ C10. VOII: 1uF ▶470uF 4 CNL $0.2\Omega \le COUT ESR \le 5\Omega$ CIN ESR $(m\Omega)$ / CIN $(\mu F) \le 1.5$ X7R or X5R Ceramic See data sheet for GND capacitor requirements 0.25V DROP @ 500mA

This diode is built-in to the Pico. It is shown here for clarity in the

PICO_VBUS is the USB voltage of the cable plugged into the PICO or the optional 1s LiPo charger (on LED Matrix Board) if the USB cable is plugged into the LiPo charger and the USB charge enable solder jumper is closed on the back of the LED Matrix board. VBUS/VSYS: For more information see Raspberry Pi Pico Datasheet.

operational description below.

POWER PATH DESCRIPTION

TWO POWER INPUT SOURCES SELECTED BY SPDT SWITCH.

Power Switch ON (BAT), USB cable is NOT connected: P-FET (gate is low) conducts 5VO (or less if the battery is less than about 5.2V) so that PICO_SYS is powered. PICO_VBUS is not energized because of built-in Zener diode on the Pico.

Power Switch OFF (USB), USB cable is NOT connected: System is off and does not receive power from the battery

Power Switch ON (BAT), USB cable IS connected:

If USB voltage is greater than 5VO, the Pico will operate with VSYS at the USB voltage. The rest of the system will operate from whatever the 5VO rail voltage is. If USB voltage is less than 5VO, the Pico will operate with VSYS at 5VO along with the rest of the system. The Pico diode prevents current flow from 5VO back out through USB.

Power Switch OFF (USB), USB cable IS connected:

The USB voltage will be greater than 5V0 (because there is a voltage drop through the 5V0 regulator). The P-FET will be off, the Pico will run at the USB voltage, the rest of the system will run at slightly less than the USB voltage.

IMPORTANT NOTES

1) Battery pack absolute maximum voltage is 7.5V.

2) In Core64C, the battery is normally installed on the back of the LED Matrix and connects to the Logic Board through the lower right (second from bottom) pin (+BAT) in the 2x20 sockets.

The standard built-in battery pack is Keystone 2482 with 4X "AAA" primary/alkaline cells.


4) OK to use Energizer Ultimate Lithium (very light weight!) with combined open cell voltage of 7.2V. It will be <7V when there is a load on the cells.

5) If the 1s LiPo option is used on the LED Matrix, the LiPo battery voltage (3.7V nominal) is used and works down to about 3.1V, where the batteries built—in low voltage cutoff should kick in.

3.3V POWER SUPPLY

CORE MATRIX, OPTIONAL ACCESSORIES, ALL LOGIC


Allowed Range: 1.8-5.5V




Remove 3V3_MON resistor to use SPARE ADC1.

ALL SYSTEM GROUND

GND PAD 3.2 mm (.125 in) thru-hole for M3 or #4 screw



POWER RAILS



All non-polarized capacitors are X7R or X5R ceramic unless otherwise noted.

As released 2022-06-11

Visit www.Core64.io for information on assembly and optional features.

Concept and design by Andy Geppert • www.Machineldeas.com

Sheet: /Power/

File: Core64C LB V0.4 Power.sch

Title: Core64C - Power Schematic

ı	Title. Coreo-c - rower schemetic				
ı	Size: A	Date: 2022-06-11		Rev: 0.4	
ı	KiCad E.D.A. kicad (5.1.2-1)-1			ld: 4/5	

