

Register Set

Table 12 and **Table 13** provides a list and description of the Device Control registers contained in the OV2640. For all register Enable/Disable bits, ENABLE = 1 and DISABLE = 0. The device slave addresses are 60 for write and 61 for read.

There are two different sets of register banks. Register 0xFF controls which set is accessible. When register 0xFF=00, **Table 12** is effective. When register 0xFF=01, **Table 13** is effective.

Table 12 Device Control Register List (when 0xFF = 00) (Sheet 1 of 4)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
00-04	RSVD	XX	–	Reserved
05	R_BYPASS	0x1	RW	Bypass DSP Bit[7:1]: Reserved Bit[0]: Bypass DSP select 0: DSP 1: Bypass DSP, sensor out directly
06-43	RSVD	XX	–	Reserved
44	Qs	0C	RW	Quantization Scale Factor
45-4F	RSVD	XX	–	Reserved
50	CTRLI[7:0]	00	RW	Bit[7]: LP_DP Bit[6]: Round Bit[5:3]: V_DIVIDER Bit[2:0]: H_DIVIDER
51	HSIZE[7:0]	40	RW	H_SIZE[7:0] (real/4)
52	VSIZE[7:0]	F0	RW	V_SIZE[7:0] (real/4)
53	XOFFL[7:0]	00	RW	OFFSET_X[7:0]
54	YOFFL[7:0]	00	RW	OFFSET_Y[7:0]
55	VHYX[7:0]	08	RW	Bit[7]: V_SIZE[8] Bit[6:4]: OFFSET_Y[10:8] Bit[3]: H_SIZE[8] Bit[2:0]: OFFSET_X[10:8]
56	DPRP[7:0]	00	RW	Bit[7:4]: DP_SELY Bit[3:0]: DP_SELX
57	TEST[3:0]	00	RW	Bit[7]: H_SIZE[9] Bit[6:0]: Reserved
5A	ZMOW[7:0]	58	RW	OUTW[7:0] (real/4)
5B	ZMOH[7:0]	48	RW	OUTH[7:0] (real/4)
5C	ZMH[1:0]	00	RW	Bit[7:4]: ZMSPD (zoom speed) Bit[2]: OUTH[8] Bit[1:0]: OUTW[9:8]
5D-7B	RSVD	XX	–	Reserved
7C	BPADDR[3:0]	00	RW	SDE Indirect Register Access: Address

Table 12 Device Control Register List (when 0xFF = 00) (Sheet 2 of 4)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
7D	BPDATA[7:0]	00	RW	SDE Indirect Register Access: Data
7E-85	RSVD	XX	-	Reserved
86	CTRL2	0D	RW	<p>Module Enable</p> <p>Bit[7:6]: Reserved</p> <p>Bit[5]: DCW</p> <p>Bit[4]: SDE</p> <p>Bit[3]: UV_ADJ</p> <p>Bit[2]: UV_AVG</p> <p>Bit[1]: Reserved</p> <p>Bit[0]: CMX</p>
87	CTRL3	50	RW	<p>Module Enable</p> <p>Bit[7]: BPC</p> <p>Bit[6]: WPC</p> <p>Bit[5:0]: Reserved</p>
88-8B	RSVD	XX	-	Reserved
8C	SIZEL[5:0]	00	RW	{HSIZE[11], HSIZE[2:0], VSIZE[2:0]}
8D-BF	RSVD	XX	-	Reserved
C0	HSIZE8[7:0]	80	RW	Image Horizontal Size HSIZE[10:3]
C1	VSIZE8[7:0]	60	RW	Image Vertical Size VSIZE[10:3]
C2	CTRL0	0C	RW	<p>Module Enable</p> <p>Bit[7]: AEC_EN</p> <p>Bit[6]: AEC_SEL</p> <p>Bit[5]: STAT_SEL</p> <p>Bit[4]: VFIRST</p> <p>Bit[3]: YUV422</p> <p>Bit[2]: YUV_EN</p> <p>Bit[1]: RGB_EN</p> <p>Bit[0]: RAW_EN</p>
C3	CTRL1	FF	RW	<p>Module Enable</p> <p>Bit[7]: CIP</p> <p>Bit[6]: DMY</p> <p>Bit[5]: RAW_GMA</p> <p>Bit[4]: DG</p> <p>Bit[3]: AWB</p> <p>Bit[2]: AWB_GAIN</p> <p>Bit[1]: LENC</p> <p>Bit[0]: PRE</p>
C4-D2	RSVD	XX	-	Reserved

Table 12 Device Control Register List (when 0xFF = 00) (Sheet 3 of 4)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
D3	R_DVP_SP	82	RW	Bit[7]: Auto mode Bit[6:0]: DVP output speed control DVP PCLK = sysclk (48)/[6:0] (YUV0); = sysclk (48)/(2*[6:0]) (RAW)
D4-D9	RSVD	XX	-	Reserved
DA	IMAGE_MODE	00	RW	Image Output Format Select Bit[7]: Reserved Bit[6]: Y8 enable for DVP Bit[5]: Reserved Bit[4]: JPEG output enable 0: Non-compressed 1: JPEG output Bit[3:2]: DVP output format 00: YUV422 01: RAW10 (DVP) 10: RGB565 11: Reserved Bit[1]: HREF timing select in DVP JPEG output mode 0: HREF is same as sensor 1: HREF = VSYNC Bit[0]: Byte swap enable for DVP 0: High byte first YUYV (C2[4]=0) YVYU (C2[4] = 1) 1: Low byte first UYVY (C2[4] =0) VYUY (C2[4] =1)
DB-DF	RSVD	XX	-	Reserved
E0	RESET	04	RW	Reset Bit[7]: Reserved Bit[6]: Microcontroller Bit[5]: SCCB Bit[4]: JPEG Bit[3]: Reserved Bit[2]: DVP Bit[1]: IPU Bit[0]: CIF
E1-EC	RSVD	XX	-	Reserved
ED	REGED	1F	RW	Register ED Bit[7:5]: Reserved Bit[4]: Clock output power-down pin status 0: Data output pin hold at last state before power-down 1: Tri-state data output pin upon power-down Bit[3:0]: Reserved
EE-EF	RSVD	XX	-	Reserved
F0	MS_SP	04	RW	SCCB Master Speed

Table 12 Device Control Register List (when 0xFF = 00) (Sheet 4 of 4)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
F1-F6	RSVD	XX	—	Reserved
F7	SS_ID	60	RW	SCCB Slave ID
F8	SS_CTRL	01	RW	SCCB Slave Control Bit[7:6]: Reserved Bit[5]: Address auto-increase enable Bit[4]: Reserved Bit[3]: SCCB enable Bit[2]: Delay SCCB master clock Bit[1]: Enable SCCB master access Bit[0]: Enable sensor pass through access
F9	MC_BIST	40	RW	Bit[7]: Microcontroller Reset Bit[6]: Boot ROM select Bit[5]: R/W 1 error for 12K-byte memory Bit[4]: R/W 0 error for 12K-byte memory Bit[3]: R/W 1 error for 512-byte memory Bit[2]: R/W 0 error for 512-byte memory Bit[1]: BIST busy bit for read; One-shot reset of microcontroller for write Bit[0]: Launch BIST
FA	MC_AL	00	RW	Program Memory Pointer Address Low Byte
FB	MC_AH	00	RW	Program Memory Pointer Address High Byte
FC	MC_D	80	RW	Program Memory Pointer Access Address Boundary of register address to separate DSP and sensor register
FD	P_CMD	00	RW	SCCB Protocol Command Register
FE	P_STATUS	00	RW	SCCB Protocol Status Register
FF	RA_DLMT	7F	RW	Register Bank Select Bit[7:1]: Reserved Bit[0]: Register bank select 0: DSP address 1: Sensor address

NOTE: All other registers are factory-reserved. Please contact OmniVision Technologies for reference register settings.

Table 13 Device Control Register List (when 0xFF = 01) (Sheet 1 of 6)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
00	GAIN	00	RW	AGC Gain Control LSBs Bit[7:0]: Gain setting • Range: 1x to 32x Gain = (Bit[7]+1) x (Bit[6]+1) x (Bit[5]+1) x (Bit[4]+1) x (1+Bit[3:0]/16) Note: Set COM8[2] = 0 to disable AGC.
01-02	RSVD	XX	-	Reserved
03	COM1	0F (UXGA) 0A (SVGA), 06 (CIF)	RW	Common Control 1 Bit[7:6]: Dummy frame control 00: Reserved 01: Allow 1 dummy frame 10: Allow 3 dummy frames 11: Allow 7 dummy frames Bit[5:4]: Reserved Bit[3:2]: Vertical window end line control 2 LSBs (8 MSBs in VEND[7:0] (0x1A)) Bit[1:0]: Vertical window start line control 2 LSBs (8 MSBs in VSTART[7:0] (0x19))
04	REG04	20	RW	Register 04 Bit[7]: Horizontal mirror Bit[6]: Vertical flip Bit[4]: VREF bit[0] Bit[3]: HREF bit[0] Bit[2]: Reserved Bit[1:0]: AEC[1:0] (AEC[15:10] is in register REG45[5:0] (0x45), AEC[9:2] is in register AEC[7:0] (0x10))
05-07	RSVD	XX	-	Reserved
08	REG08	40	RW	Frame Exposure One-pin Control Pre-charge Row Number
09	COM2	00	RW	Common Control 2 Bit[7:5]: Reserved Bit[4]: Standby mode enable 0: Normal mode 1: Standby mode Bit[3]: Reserved Bit[2]: Pin PWDN/RESETB used as SLVS/SLHS Bit[1:0]: Output drive select 00: 1x capability 01: 3x capability 10: 2x capability 11: 4x capability
0A	PIDH	26	R	Product ID Number MSB (Read only)
0B	PIDL	41	R	Product ID Number LSB (Read only)

Table 13 Device Control Register List (when 0xFF = 01) (Sheet 2 of 6)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
0C	COM3	38	RW	<p>Common Control 3</p> <p>Bit[7:3]: Reserved</p> <p>Bit[2]: Set banding manually 0: 60 Hz 1: 50 Hz</p> <p>Bit[1]: Auto set banding</p> <p>Bit[0]: Snapshot option 0: Enable live video output after snapshot sequence 1: Output single frame only</p>
0D-0F	RSVD	XX	-	Reserved
10	AEC	33	RW	<p>Automatic Exposure Control 8 bits for AEC[9:2] (AEC[15:10] is in register REG45[5:0] (0x45), AEC[1:0] is in register REG04[1:0] (0x04))</p> <p>AEC[15:0]: Exposure time</p> <p>$T_{EX} = t_{LINE} \times AEC[15:0]$</p> <p><i>Note: The maximum exposure time is 1 frame period even if TEX is longer than 1 frame period.</i></p>
11	CLKRC	00	RW	<p>Clock Rate Control</p> <p>Bit[7]: Internal frequency doublers ON/OFF selection 0: OFF 1: ON</p> <p>Bit[6]: Reserved</p> <p>Bit[5:0]: Clock divider</p> <p>$CLK = XVCLK / (\text{decimal value of CLKRC[5:0]} + 1)$</p>
12	COM7	00	RW	<p>Common Control 7</p> <p>Bit[7]: SRST 1: Initiates system reset. All registers are set to factory default values after which the chip resumes normal operation</p> <p>Bit[6:4]: Resolution selection 000: UXGA (full size) mode 010: CIF mode 100: SVGA mode</p> <p>Bit[3]: Reserved</p> <p>Bit[2]: Zoom mode</p> <p>Bit[1]: Color bar test pattern 0: OFF 1: ON</p> <p>Bit[0]: Reserved</p>

Table 13 Device Control Register List (when 0xFF = 01) (Sheet 3 of 6)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
13	COM8	C7	RW	<p>Common Control 8</p> <p>Bit[7:6]: Reserved</p> <p>Bit[5]: Banding filter selection 0: OFF 1: ON, set minimum exposure time to 1/120s</p> <p>Bit[4:3]: Reserved</p> <p>Bit[2]: AGC auto/manual control selection 0: Manual 1: Auto</p> <p>Bit[1]: Reserved</p> <p>Bit[0]: Exposure control 0: Manual 1: Auto</p>
14	COM9	50	RW	<p>Common Control 9</p> <p>Bit[7:5]: AGC gain ceiling, GH[2:0] 000: 2x 001: 4x 010: 8x 011: 16x 100: 32x 101: 64x 11x: 128x</p> <p>Bit[4:0]: Reserved</p>
15	COM10	00	RW	<p>Common Control 10 (if Bypass DSP is selected)</p> <p>Bit[7:6]: Reserved</p> <p>Bit[5]: PCLK output selection 0: PCLK always output 1: PCLK output qualified by HREF</p> <p>Bit[4]: PCLK edge selection 0: Data is updated at the falling edge of PCLK (user can latch data at the next rising edge of PCLK) 1: Data is updated at the rising edge of PCLK (user can latch data at the next falling edge of PCLK)</p> <p>Bit[3]: HREF output polarity 0: Output positive HREF 1: Output negative HREF, HREF negative for data valid</p> <p>Bit[2]: Reserved</p> <p>Bit[1]: VSYNC polarity 0: Positive 1: Negative</p> <p>Bit[0]: Reserved</p>
16	RSVD	XX	–	Reserved
17	HREFST	11	RW	<p>Horizontal Window Start MSB 8 bits (3 LSBs in REG32[2:0] (0x32))</p> <p>Bit[10:0]: Selects the start of the horizontal window, each LSB represents two pixels</p>

Table 13 Device Control Register List (when 0xFF = 01) (Sheet 4 of 6)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
18	HREFEND	75 (UXGA), 43 (SVGA, CIF)	RW	Horizontal Window End MSB 8 bits (3 LSBs in REG32[5:3] (0x32)) Bit[10:0]: Selects the end of the horizontal window, each LSB represents two pixels
19	VSTRT	01 (UXGA), 00 (SVGA, CIF)	RW	Vertical Window Line Start MSB 8 bits (2 LSBs in COM1[1:0] (0x03)) Bit[9:0]: Selects the start of the vertical window, each LSB represents two scan lines.
1A	VEND	97	RW	Vertical Window Line End MSB 8 bits (2 LSBs in COM1[3:2] (0x03)) Bit[9:0]: Selects the end of the vertical window, each LSB represents two scan lines.
1B	RSVD	XX	–	Reserved
1C	MIDH	7F	R	Manufacturer ID Byte – High (Read only = 0x7F)
1D	MIDL	A2	R	Manufacturer ID Byte – Low (Read only = 0xA2)
1E-23	RSVD	XX	–	Reserved
24	AEW	78	RW	Luminance Signal High Range for AEC/AGC Operation AEC/AGC values will decrease in auto mode when average luminance is greater than AEW[7:0]
25	AEB	68	RW	Luminance Signal Low Range for AEC/AGC Operation AEC/AGC values will increase in auto mode when average luminance is less than AEB[7:0]
26	VV	D4	RW	Fast Mode Large Step Range Threshold - effective only in AEC/AGC fast mode (COM8[7] = 1) Bit[7:4]: High threshold Bit[3:0]: Low threshold <i>Note: AEC/AGC may change in larger steps when luminance average is greater than VV[7:4] or less than VV[3:0].</i>
27-29	RSVD	XX	–	Reserved
2A	REG2A	00	RW	Register 2A Bit[7:4]: Line interval adjust value 4 MSBs (LSBs in FRARL[7:0] (0x2B)) Bit[3:0]: Reserved
2B	FRARL	00	RW	Line Interval Adjustment Value LSB 8 bits (MSBs in REG2A[7:4] (0x2A)) The frame rate will be adjusted by changing the line interval. Each LSB will add $1/1922 T_{frame}$ in UXGA and $1/1190 T_{frame}$ in SVGA mode to the frame period.
2C	RSVD	XX	–	Reserved
2D	ADDVSL	00	RW	VSYNC Pulse Width LSB 8 bits Bit[7:0]: Line periods added to VSYNC width. Default VSYNC output width is $4 \times t_{line}$. Each LSB count will add $1 \times t_{line}$ to the VSYNC active period.

Table 13 Device Control Register List (when 0xFF = 01) (Sheet 5 of 6)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
2E	ADDVSH	00	RW	VSYNC Pulse Width MSB 8 bits Bit[7:0]: Line periods added to VSYNC width. Default VSYNC output width is $4 \times t_{line}$. Each MSB count will add $256 \times t_{line}$ to the VSYNC active period.
2F	YAVG	00	RW	Luminance Average (this register will auto update) Average Luminance is calculated from the B/Gb/Gr/R channel average as follows: B/Gb/Gr/R channel average = $(BAVG[7:0] + (2 \times GbAVG[7:0]) + RAVG[7:0]) \times 0.25$
30-31	RSVD	XX	-	Reserved
32	REG32	36 (UXGA), 09 (SVGA, CIF)	RW	Common Control 32 Bit[7:6]: Pixel clock divide option 00: No effect on PCLK 01: No effect on PCLK 10: PCLK frequency divide by 2 11: PCLK frequency divide by 4 Bit[5:3]: Horizontal window end position 3 LSBs (8 MSBs in register HREFEND[7:0] (0x18)) Bit[2:0]: Horizontal window start position 3 LSBs (8 MSBs in register HREFST[7:0] (0x17))
33	RSVD	XX	-	Reserved
34	ARCOM2	20	RW	Bit[7:3]: Reserved Bit[2]: Zoom window horizontal start point Bit[1:0]: Reserved
35-44	RSVD	XX	-	Reserved
45	REG45	00	RW	Register 45 Bit[7:6]: AGC[9:8], AGC highest gain control Bit[5:0]: AEC[15:10], AEC MSBs
46	FLL	00	RW	Frame Length Adjustment LSBs Each bit will add 1 horizontal line timing in frame
47	FLH	00	RW	Frame Length Adjustment MSBs Each bit will add 256 horizontal lines timing in frame
48	COM19	00	RW	Common Control 19 Bit[7:2]: Reserved Bit[1:0]: Zoom mode vertical window start point 2 LSBs
49	ZOOMS	00	RW	Zoom Mode Vertical Window Start Point 8 MSBs
4A	RSVD	XX	-	Reserved
4B	COM22	20	RW	Common Control 22 Bit[7:0]: Flash light control
4C-4D	RSVD	XX	-	Reserved

Table 13 Device Control Register List (when 0xFF = 01) (Sheet 6 of 6)

Address (Hex)	Register Name	Default (Hex)	R/W	Description
4E	COM25	00	RW	Common Control 25 - reserved for banding Bit[7:6]: 50Hz Banding AEC 2 MSBs Bit[5:4]: 60HZ Banding AEC 2 MSBs Bit[3:0]: Reserved
4F	BD50	CA	RW	50Hz Banding AEC 8 LSBs
50	BD60	A8	RW	60Hz Banding AEC 8 LSBs
51-5C	RSVD	XX	–	Reserved
5D	REG5D	00	RW	Register 5D Bit[7:0]: AVGsel[7:0], 16-zone average weight option
5E	REG5E	00	RW	Register 5E Bit[7:0]: AVGsel[15:8], 16-zone average weight option
5F	REG5F	00	RW	Register 5F Bit[7:0]: AVGsel[23:16], 16-zone average weight option
60	REG60	00	RW	Register 60 Bit[7:0]: AVGsel[31:24], 16-zone average weight option
61	HISTO_LOW	80	RW	Histogram Algorithm Low Level
62	HISTO_HIGH	90	RW	Histogram Algorithm High Level
63-7E	RSVD	XX	–	Reserved

NOTE: All other registers are factory-reserved. Please contact OmniVision Technologies for reference register settings.