

## Assembly

## Field Values

## Machine Code

	imm <sub>12,10:5</sub>	rs2	rs1	funct3	imm <sub>4:1,11</sub>	op	imm <sub>12,10:5</sub>	rs2	rs1	funct3	imm <sub>4:1,11</sub>	op	
beq s0, t5, L1 beq x8, x30, L6	0000 000	30	8	0	1000 0	99	0000 000	11110	01000	000	1000 0	110 0011	(0x01E40863)
	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

Figure 6.21 B-type instruction format and calculations for beq

Figure 6.13 Machine code for R-type instructions

## Assembly

## Field Values

## Machine Code

	imm <sub>11:0</sub>	rs1	funct3	rd	op	imm <sub>11:0</sub>	rs1	funct3	rd	op	
addi s0, s1, 12	12	9	0	8	19	0000 0000 1100	01001	000	01000	001 0011	(0x00C48413)
addi x8, x9, 12											
addi s2, t1, -14	-14	6	0	18	19	1111 1111 0010	00110	000	10010	001 0011	(0xFF230913)
addi x18, x6, -14											
lw t2, -6(s3)	-6	19	2	7	3	1111 1111 1010	10011	010	00111	000 0011	(0xFFA9A383)
lw x7, -6(x19)											
lb s4, 0x1F(s4)	0x1F	20	0	20	3	0000 0001 1111	10100	000	10100	000 0011	(0x01FA0A03)
lb x20, 0x1F(x20)											
slli s2, s7, 5	5	23	1	18	19	0000 0000 0101	10111	001	10010	001 0011	(0x005B9913)
slli x18, x23, 5											
srai t1, t2, 29	(upper 7 bits = 32) 29	7	5	6	19	0100 0001 1101	00111	101	00110	001 0011	(0x41D3D313)
srai x6, x7, 29											
	12 bits	5 bits	3 bits	5 bits	7 bits	12 bits	5 bits	3 bits	5 bits	7 bits	

Figure 6.17 Machine code for I-type instructions

## Assembly

## Field Values

## Machine Code

	imm <sub>11:5</sub>	rs2	rs1	funct3	imm <sub>4:0</sub>	op	imm <sub>11:5</sub>	rs2	rs1	funct3	imm <sub>4:0</sub>	op
sw t2, -6(s3)	1111 111	7	19	2	11010	35	1111 111	00111	10011	010	11010	010 0011
sw x7, -6(x19)												
sh s4, 23(t0)	0000 000	20	5	1	10111	35	0000 000	10100	00101	001	10111	010 0011
sh x20, 23(x5)												
sb t5, 0x2D(zero)	0000 001	30	0	0	01101	35	0000 001	11110	00000	000	01101	010 0011
sb x30, 0x2D(x0)												
	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

Figure 6.20 Machine code for S-type instructions

31:12	11:7	6:0
imm <sub>31:12</sub>	rd	op
imm <sub>20,10:1,11,19:12</sub>	rd	op
20 bits	5 bits	7 bits

U-Type  
J-Type

Figure 6.23 U- and J-type instruction format

## Assembly

## Field Values

## Machine Code

	imm <sub>31:12</sub>	rd	op	imm <sub>31:12</sub>	rd	op
lui s5, 0x8CDEF	0x8CDEF	21	55	1000 1100 1101 1110 1111	10101	011 0111
lui x21, 0x8CDEF						
	20 bits	5 bits	7 bits	20 bits	5 bits	7 bits

Figure 6.24 Machine code for U-type instruction lui

imm <sub>11</sub>	imm <sub>11:1</sub>	imm <sub>0</sub>	I, S
imm <sub>12</sub>	imm <sub>11:1</sub>	0	B
imm <sub>31:21</sub>	imm <sub>20:12</sub>	0	U
imm <sub>20</sub>	imm <sub>20:12</sub>	imm <sub>11:1</sub>	J
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			