# User Manual

for S32 MCU Driver

Document Number: UM11MCUASR4.4 Rev0000R4.0.0 Rev. 1.0

1	Revision History	2
2	Introduction	3
	2.1 Supported Derivatives	3
	2.2 Overview	4
	2.3 About This Manual	4
	2.4 Acronyms and Definitions	5
	2.5 Reference List	5
3	Driver	6
	3.1 Requirements	6
	3.2 Driver Design Summary	6
	3.3 Hardware Resources	7
	3.4 Deviations from Requirements	7
	3.5 Driver Limitations	8
	3.6 Driver usage and configuration tips	10
	3.6.1 MCU Clock Management	10
	3.6.2 How to initialize FCCU module if using CMU interrupt over FCCU:	10
	3.6.3 MCU Mode Management	11
	3.6.4 How to initialize partitions if a fault is detected in a software reset domain	12
	3.7 Runtime errors	12
	3.8 Symbolic Names Disclaimer	13
4	Tresos Configuration Plug-in	14
	4.1 Module Mcu	29
	4.2 Container McuGeneralConfiguration	30
	4.3 Parameter McuDevErrorDetect	30
	4.4 Parameter McuVersionInfoApi	30
	4.5 Parameter McuGetRamStateApi	31
	4.6 Parameter McuInitClock	31
	4.7 Parameter McuNoPll	32
	4.8 Parameter McuEnterLowPowerMode	32
	4.9 Parameter McuTimeout	34
	4.10 Parameter McuEnableUserModeSupport	34
	4.11 Parameter McuPerformResetApi	35
	4.12 Parameter McuCalloutBeforePerformReset	36
	4.13 Parameter McuPerformResetCallout	36
	4.14 Parameter McuCmuNotification	37
	4.15 Parameter McuAlternateResetIsrUsed	37
	4.16 Parameter McuCmuErrorIsrUsed	38
	4.17 Parameter McuErrorIsrNotification	38

4.18 Parameter McuDisableRgmInit	 39
4.19 Parameter McuDisablePmcInit	 39
$4.20 \ Parameter \ McuDisable Ram Wait States Config \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $	 40
4.21 Parameter McuPrepareMemoryConfig	 40
4.22 Parameter McuTimeoutMethod	 41
4.23 Parameter McuHardwareVersion	 41
4.24 Parameter A53CoreFlavour	 42
$4.25 \ Reference \ McuEcucPartitionRef \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $	 43
$4.26\ Container\ McuControlled Clocks Configuration \ \ldots \ \ldots \ \ldots \ \ldots \ \ldots \ \ldots$	 43
4.27 Parameter McuFxoscUnderMcuControl	 44
4.28 Parameter McuPll0UnderMcuControl	 44
4.29 Parameter McuPll1UnderMcuControl	 45
4.30 Parameter McuPll2UnderMcuControl	 45
4.31 Parameter McuPll3UnderMcuControl	 46
4.32 Parameter McuDfs0UnderMcuControl	 46
4.33 Parameter McuDfs1UnderMcuControl	 47
4.34 Container McuDebugConfiguration	 47
$4.35\ Parameter\ McuDisableDemReportErrorStatus\$	 48
4.36 Parameter McuGetSystemStateApi	 48
4.37 Parameter McuGetPowerModeStateApi	 49
4.38 Parameter McuGetPowerDomainApi	 49
4.39 Parameter McuSscmGetMemConfigApi	 50
4.40 Parameter McuSscmGetStatusApi	 50
4.41 Parameter McuSscmGetUoptApi	 51
4.42 Parameter McuGetMidrStructureApi	 51
4.43 Parameter McuDisableCmuApi	 52
4.44 Parameter Mcu Emios Configure Gpren Api	 52
4.45 Parameter McuGetClockFrequencyApi	 53
$4.46\ Container\ McuCoreControlConfiguration\ .\ .\ .\ .\ .$	 53
4.47 Parameter McuCoreBootAddressControl	 53
$4.48\ Container\ McuPublishedInformation \ \dots $	 54
$4.49\ Container\ McuResetReasonConf\ .\ .\ .\ .\ .\ .$	 54
4.50 Parameter McuResetReason	 55
$4.51\ Container\ Common Published Information\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$	 55
4.52 Parameter ArRelease Major Version	 56
4.53 Parameter ArRelease Minor Version	 56
4.54 Parameter ArRelease Revision Version	 57
4.55 Parameter ModuleId	 57
4.56 Parameter Sw Major Version	 58
4.57 Parameter SwMinorVersion	 58

4.58 Parameter SwPatchVersion	59
4.59 Parameter VendorApiInfix	59
4.60 Parameter Vendor Id	61
4.61 Container Mcu Module Configuration	31
4.62 Parameter McuNumberOfMcuModes	32
4.63 Parameter McuRamSectors	62
· · · · · · · · · · · · · · · · · · ·	63
4.65 Parameter McuCrystal FrequencyHz	64
$4.66\ Parameter\ McuExternalPAD\_RTC\_EXT\_REF\_CLK\_FrequencyHz\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .$	34
$4.67\ Parameter\ McuExternalPAD\_FTM\_0\_EXT\_REF\_CLK\_FrequencyHz\ .\ .\ .\ .\ .\ .\ .\ .\ .$	35
$4.68\ Parameter\ McuExternalPAD\_FTM\_1\_EXT\_REF\_CLK\_FrequencyHz\ .\ .\ .\ .\ .\ .\ .\ .\ .$	35
$4.69\ Parameter\ McuExternalPAD\_GMAC\_EXT\_TS\_CLK\_FrequencyHz \qquad $	36
$4.70\ Parameter\ McuExternalPAD\_GMAC\_0\_EXT\_TX\_CLK\_FrequencyHz \qquad $	36
$4.71\ Parameter\ McuExternalPAD\_GMAC\_0\_EXT\_RX\_CLK\_FrequencyHz \qquad $	37
$4.72\ Parameter\ McuExternalPAD\_GMAC\_0\_EXT\_REF\_CLK\_FrequencyHz\ .\ .\ .\ .\ .\ .\ .\ .\ .$	37
$4.73\ Parameter\ McuExternalPAD\_GMAC\_1\_EXT\_TX\_CLK\_FrequencyHz \qquad $	38
$4.74\ Parameter\ McuExternalPAD\_GMAC\_1\_EXT\_RX\_CLK\_FrequencyHz \qquad $	38
$4.75\ Parameter\ McuExternalPAD\_GMAC\_1\_EXT\_REF\_CLK\_FrequencyHz\ .\ .\ .\ .\ .\ .\ .\ .\ .$	39
$4.76\ Parameter\ McuExternalPAD\_PFE\_MAC\_0\_EXT\_TX\_CLK\_FrequencyHz\ .\ .\ .\ .\ .\ .\ .\ .$	
$4.77\ Parameter\ McuExternalPAD\_PFE\_MAC\_0\_EXT\_RX\_CLK\_FrequencyHz\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$	70
$4.78\ Parameter\ McuExternalPAD\_PFE\_MAC\_0\_EXT\_REF\_CLK\_FrequencyHz\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$	70
$4.79\ Parameter\ McuExternalPAD\_PFE\_MAC\_1\_EXT\_TX\_CLK\_FrequencyHz\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$	71
$4.80\ Parameter\ McuExternalPAD\_PFE\_MAC\_1\_EXT\_RX\_CLK\_FrequencyHz\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$	71
4.81 Parameter McuExternalPAD_PFE_MAC_1_EXT_REF_CLK_FrequencyHz	
$4.82\ Parameter\ McuExternalPAD\_PFE\_MAC\_2\_EXT\_TX\_CLK\_FrequencyHz\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$	
$4.83\ Parameter\ McuExternalPAD\_PFE\_MAC\_2\_EXT\_RX\_CLK\_FrequencyHz\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$	
4.84 Parameter McuExternalPAD_PFE_MAC_2_EXT_REF_CLK_FrequencyHz	74
4.85 Parameter McuInternalPAD_SERDES_0_LANE_0_TX_FrequencyHz	74
4.86 Parameter McuInternalPAD_SERDES_0_LANE_0_CDR_FrequencyHz	
4.87 Parameter McuInternalPAD_SERDES_0_LANE_1_TX_FrequencyHz	75
4.88 Parameter McuInternalPAD_SERDES_0_LANE_1_CDR_FrequencyHz	
4.89 Parameter McuInternalPAD_SERDES_1_LANE_0_TX_FrequencyHz	
4.90 Parameter McuInternalPAD_SERDES_1_LANE_0_CDR_FrequencyHz	
4.91 Parameter McuInternalPAD_SERDES_1_LANE_1_TX_FrequencyHz	
4.92 Parameter McuInternalPAD_SERDES_1_LANE_1_CDR_FrequencyHz	
4.93 Parameter McuInternalPAD_SERDES_0_XPCS_0_TX_FrequencyHz	
4.94 Parameter McuInternalPAD_SERDES_0_XPCS_0_CDR_FrequencyHz	
4.95 Parameter McuInternalPAD_SERDES_0_XPCS_1_TX_FrequencyHz	
4.96 Parameter McuInternalPAD_SERDES_0_XPCS_1_CDR_FrequencyHz	
4.97 Parameter McuInternalPAD_SERDES_1_XPCS_0_TX_FrequencyHz	31

4.98 Parameter McuinternalPAD_SERDES_1_XPCS_0_CDR_FrequencyHz	31
4.99 Parameter McuInternalPAD_SERDES_1_XPCS_1_TX_FrequencyHz	32
4.100 Parameter McuInternalPAD_SERDES_1_XPCS_1_CDR_FrequencyHz	32
4.101 Parameter McuClockSrcFailureNotification	
4.102 Container McuClockSettingConfig	33
4.103 Parameter McuClockSettingId	34
4.104 Container McuFXOSC	
4.105 Parameter McuFxoscUnderMcuControl	35
4.106 Parameter McuFxoscPowerDownCtr	35
4.107 Parameter McuFxoscByPass	36
4.108 Parameter McuFxoscMainComparator	36
4.109 Parameter McuFxoscCounter	37
4.110 Parameter McuFxoscOverdriveProtection	38
4.111 Parameter McuFXOSC_Frequency	38
4.112 Container McuCgm0SettingConfig	39
4.113 Parameter McuPCSStepDuration	90
4.114 Parameter McuPCSSwitchDuration	90
4.115 Container McuCgm0PcsConfig	91
4.116 Parameter McuClockPcfsUnderMcuControl	91
4.117 Parameter McuPCS_Name	92
4.118 Parameter McuPCS_SourceFrequency	92
4.119 Parameter McuPCS_MaxAllowableDynamicIDD	93
4.120 Container McuCgm0ClockMux0	93
4.121 Parameter McuClockMuxUnderMcuControl	94
4.122 Parameter McuClkMux0_Source	94
4.123 Parameter McuClockMux0_Frequency	95
4.124 Parameter McuClkMux0Div0_En	95
4.125 Parameter McuClkMux0Div0_Divisor	96
4.126 Parameter McuClockMux0Divider0_Frequency	97
4.127 Parameter McuClkMux0Div1_En	97
4.128 Parameter McuClkMux0Div1_Divisor	98
4.129 Parameter McuClockMux0Divider1_Frequency	98
4.130 Container McuCgm0ClockMux1	99
4.131 Parameter McuClockMuxUnderMcuControl	99
4.132 Parameter McuClkMux1_Source	00
4.133 Parameter McuClkMux1Div0_En	00
4.134 Parameter McuClkMux1Div0_Divisor	)1
4.135 Parameter McuClockMux1Divider0_Frequency	)2
4.136 Container McuCgm0ClockMux2	)2
4.137 Parameter McuClockMuxUnderMcuControl	03

4.138 Parameter McuClkMux2_Source
4.139 Parameter McuClkMux2Div0_En
$4.140 \ Parameter \ McuClkMux2Div0\_Divisor \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
$4.141 \ Parameter \ McuClockMux2Divider0\_Frequency$
$4.142\ Container\ McuCgm0ClockMux3\ \dots \dots$
$4.143 \ Parameter \ McuClockMuxUnderMcuControl$
4.144 Parameter McuClkMux3_Source
4.145 Parameter McuClkMux3Div0_En
$4.146 \ Parameter \ McuClkMux3Div0\_Divisor \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
$4.147\ Parameter\ McuClockMux3Divider0\_Frequency$
$4.148\ Container\ McuCgm0ClockMux4\ \dots \dots$
$4.149\ Parameter\ McuClockMuxUnderMcuControl$
$4.150 \ Parameter \ McuClkMux4\_Source \dots \dots$
4.151 Parameter McuClkMux4Div0_En
$4.152\ Parameter\ McuClkMux4Div0\_Divisor\ . \ . \ . \ . \ . \ . \ . \ . \ . \ .$
$4.153\ Parameter\ McuClockMux4Divider0\_Frequency$
$4.154\ Container\ McuCgm0ClockMux5\ \dots \dots$
$4.155 \ Parameter \ McuClockMuxUnderMcuControl \dots \dots$
$4.156\ Parameter\ McuClkMux5\_Source \ldots \ldots$
$4.157 \ Parameter \ McuClkMux5Div0\_En \ \dots $
$4.158 \ Parameter \ McuClkMux5Div0\_Divisor \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
$4.159\ Parameter\ McuClockMux5Divider0\_Frequency$
$4.160\ Container\ McuCgm0ClockMux6 \ \dots \ $
$4.161\ Parameter\ McuClockMuxUnderMcuControl \ldots \ldots$
$4.162\ Parameter\ McuClkMux6\_Source \ldots \ldots$
$4.163 \ Parameter \ McuClkMux6Div0\_En \ \dots \ $
$4.164\ Parameter\ McuClkMux6Div0\_Divisor\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$
$4.165 \ Parameter \ McuClockMux6Divider0\_Frequency \ldots \ldots$
$4.166\ Container\ McuCgm0ClockMux7\ \dots$
$4.167\ Parameter\ McuClockMuxUnderMcuControl\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$
$4.168\ Parameter\ McuClkMux7\_Source \dots \dots$
$4.169\ Parameter\ McuClockMux7\_Frequency \qquad $
$4.170\ Container\ McuCgm0ClockMux8\ \dots$
$4.171\ Parameter\ McuClockMuxUnderMcuControl \dots \dots$
$4.172\ Parameter\ McuClkMux8\_Source \ldots 123$
$4.173 \ Parameter \ McuClockMux8\_Frequency \ \dots \ $
$4.174\ Container\ McuCgm0ClockMux9 \ \dots \ $
$4.175\ Parameter\ McuClockMuxUnderMcuControl$
$4.176 \ Parameter \ McuClkMux9\_Source \dots \dots$
4.177 Parameter McuClkMux9Div0_En

4.178 Parameter McuClkMux9Div0_Divisor
4.179 Parameter McuClockMux9Divider0_Frequency
4.180 Container McuCgm0ClockMux10
4.181 Parameter McuClockMuxUnderMcuControl
4.182 Parameter McuClkMux10_Source
4.183 Parameter McuClkMux10Div0_En
4.184 Parameter McuClkMux10Div0_Divisor
4.185 Parameter McuClockMux10Divider0_Frequency
4.186 Container McuCgm0ClockMux11
4.187 Parameter McuClockMuxUnderMcuControl
4.188 Parameter McuClkMux11_Source
4.189 Parameter McuClockMux11_Frequency
4.190 Container McuCgm0ClockMux12
4.191 Parameter McuClockMuxUnderMcuControl
4.192 Parameter McuClkMux12_Source
4.193 Parameter McuClkMux12Div0_En
4.194 Parameter McuClkMux12Div0_Divisor
4.195 Parameter McuClockMux12Divider0_Frequency
4.196 Container McuCgm0ClockMux14
4.197 Parameter McuClockMuxUnderMcuControl
4.198 Parameter McuClkMux14_Source
4.199 Parameter McuClkMux14Div0_En
4.200 Parameter McuClkMux14Div0_Divisor
4.201 Parameter McuClockMux14Divider0_Frequency
4.202 Container McuCgm0ClockMux15
4.203 Parameter McuClockMuxUnderMcuControl
4.204 Parameter McuClkMux15_Source
4.205 Parameter McuClockMux15_Frequency
4.206 Parameter McuClkMux15Div0_En
4.207 Parameter McuClkMux15Div0_Divisor
4.208 Parameter McuClockMux15Divider0_Frequency
4.209 Container McuCgm0ClockMux16
4.210 Parameter McuClockMuxUnderMcuControl
4.211 Parameter McuClkMux16_Source
4.212 Parameter McuClockMux16_Frequency
4.213 Container McuCgm1SettingConfig
4.214 Parameter McuPCSStepDuration
4.215 Parameter McuPCSSwitchDuration
4.216 Container McuCgm1PcsConfig
4.217 Parameter McuClockPcfsUnderMcuControl

4.218 Parameter McuPCS_Name
4.219 Parameter McuPCS_SourceFrequency
4.220 Parameter McuPCS_MaxAllowableDynamicIDD
4.221 Container McuCgm1ClockMux0
4.222 Parameter McuClockMuxUnderMcuControl
4.223 Parameter McuClkMux0_Source
4.224 Parameter McuClockMux0_Frequency
4.225 Container McuCgm2SettingConfig
4.226 Parameter McuPCSStepDuration
4.227 Parameter McuPCSSwitchDuration
4.228 Container McuCgm2PcsConfig
4.229 Parameter McuClockPcfsUnderMcuControl
4.230 Parameter McuPCS_Name
4.231 Parameter McuPCS_SourceFrequency
4.232 Parameter McuPCS_MaxAllowableDynamicIDD
4.233 Container McuCgm2ClockMux0
4.234 Parameter McuClockMuxUnderMcuControl
4.235 Parameter McuClkMux0_Source
4.236 Parameter McuClockMux0_Frequency
4.237 Parameter McuClkMux0Div0_En
4.238 Parameter McuClkMux0Div0_Divisor
4.239 Parameter McuClockMux0Divider0_Frequency
4.240 Container McuCgm2ClockMux1
4.241 Parameter McuClockMuxUnderMcuControl
4.242 Parameter McuClkMux1_Source
4.243 Parameter McuClockMux1_Frequency
4.244 Parameter McuClkMux1Div0_En
4.245 Parameter McuClkMux1Div0_Divisor
4.246 Parameter McuClockMux1Divider0_Frequency
4.247 Container McuGENCTRL1_EMAC0
4.248 Parameter McuClockMuxUnderMcuControl
4.249 Parameter McuGENCTRL1_EMAC0_Source
4.250 Parameter McuGENCTRL1_EMAC0_Frequency
4.251 Container McuGENCTRL1_EMAC1
4.252 Parameter McuClockMuxUnderMcuControl
4.253 Parameter McuGENCTRL1_EMAC1_Source
4.254 Parameter McuGENCTRL1_EMAC1_Frequency
4.255 Container McuGENCTRL1_EMAC2
4.256 Parameter McuClockMuxUnderMcuControl
4.257 Parameter McuGENCTRL1_EMAC2_Source

4.258 Parameter McuGENCTRL1_EMAC2_Frequency
4.259 Container McuCgm2ClockMux2
4.260 Parameter McuClockMuxUnderMcuControl
4.261 Parameter McuClkMux2_Source
4.262 Parameter McuClkMux2Div0_En
4.263 Parameter McuClkMux2Div0_Divisor
4.264 Parameter McuClockMux2Divider0_Frequency
4.265 Container McuCgm2ClockMux3
4.266 Parameter McuClockMuxUnderMcuControl
4.267 Parameter McuClkMux3_Source
4.268 Parameter McuClockMux3_Frequency
4.269 Parameter McuClkMux3Div0_En
4.270 Parameter McuClkMux3Div0_Divisor
4.271 Parameter McuClockMux3Divider0_Frequency
4.272 Container McuCgm2ClockMux4
4.273 Parameter McuClockMuxUnderMcuControl
4.274 Parameter McuClkMux4_Source
4.275 Parameter McuClockMux4_Frequency
4.276 Parameter McuClkMux4Div0_En
4.277 Parameter McuClkMux4Div0_Divisor
4.278 Parameter McuClockMux4Divider0_Frequency
4.279 Container McuCgm2ClockMux5
4.280 Parameter McuClockMuxUnderMcuControl
4.281 Parameter McuClkMux5_Source
4.282 Parameter McuClockMux5_Frequency
4.283 Container McuCgm2ClockMux6
4.284 Parameter McuClockMuxUnderMcuControl
4.285 Parameter McuClkMux6_Source
4.286 Parameter McuClockMux6_Frequency
4.287 Container McuCgm2ClockMux7
4.288 Parameter McuClockMuxUnderMcuControl
4.289 Parameter McuClkMux7_Source
4.290 Parameter McuClockMux7_Frequency
4.291 Parameter McuClkMux7Div0_En
4.292 Parameter McuClkMux7Div0_Divisor
4.293 Parameter McuClockMux7Divider0_Frequency
4.294 Container McuCgm2ClockMux8
4.295 Parameter McuClockMuxUnderMcuControl
4.296 Parameter McuClkMux8_Source
4.297 Parameter McuClockMux8_Frequency

4.298 Parameter McuClkMux8Div0_En
$4.299 \ Parameter \ McuClkMux8Div0\_Divisor \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
$4.300 \ Parameter \ McuClockMux8Divider0\_Frequency$
$4.301\ Container\ McuCgm2ClockMux9\ \dots \dots 196$
$4.302\ Parameter\ McuClockMuxUnderMcuControl\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$
4.303 Parameter McuClkMux9_Source
4.304 Parameter McuClockMux9_Frequency
$4.305 \ Parameter \ McuClkMux9Div0\_En \ \dots \ $
$4.306 \ Parameter \ McuClkMux9Div0\_Divisor \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
$4.307 \ Parameter \ McuClockMux9Divider0\_Frequency$
$4.308\ Container\ McuCgm5SettingConfig\$
4.309 Container McuCgm5ClockMux0
$4.310 \; \text{Parameter} \; \text{McuClockMuxUnderMcuControl} \; . \; . \; . \; . \; . \; . \; . \; . \; . \; $
$4.311 \ Parameter \ McuClkMux0\_Source \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
$4.312 \ Parameter \ McuClockMux0\_Frequency \qquad $
$4.313\ Container\ McuCgm6SettingConfig\$
4.314 Container McuCgm6ClockMux0
$4.315 \ Parameter \ McuClockMuxUnderMcuControl \dots \dots$
4.316 Parameter McuClkMux0_Source
$4.317 \ Parameter \ McuClkMux0Div0\_En \ \dots \ $
$4.318 \ Parameter \ McuClkMux0Div0\_Divisor \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
$4.319 \ {\rm Parameter} \ {\rm McuClockMux0Divider0\_Frequency} \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
$4.320\ Container\ McuCgm6ClockMux1 \ $
$4.321\ Parameter\ McuClockMuxUnderMcuControl \dots \dots$
4.322 Parameter McuClkMux1_Source
$4.323 \ Parameter \ McuClkMux1Div0\_En \ \dots \ $
$4.324 \ Parameter \ McuClkMux1Div0\_Divisor \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
$4.325 \ Parameter \ McuClockMux1Divider0\_Frequency$
4.326 Container McuCgm6ClockMux2
$4.327\ Parameter\ McuClockMuxUnderMcuControl \dots \dots$
4.328 Parameter McuClkMux2_Source
$4.329 \ Parameter \ McuClockMux2\_Frequency \qquad $
$4.330\ Container\ McuCgm6ClockMux3\ \dots \dots$
$4.331\ Parameter\ McuClockMuxUnderMcuControl \dots \dots$
4.332 Parameter McuClkMux3_Source
$4.333 \ Parameter \ McuClockMux3\_Frequency \qquad $
4.334 Parameter McuClkMux3Div0_En
$4.335 \ Parameter \ McuClkMux3Div0\_Divisor \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
$4.336 \ Parameter \ McuClockMux3Divider 0\_Frequency$
4.337 Container McuRtcClockSelect

4.338 Parameter McuClockMuxUnderMcuControl
4.339 Parameter McuRtc_Source
4.340 Parameter McuRtc_Frequency
4.341 Container McuPll_0
4.342 Parameter McuPLLUnderMcuControl
4.343 Parameter McuPLLEnabled
4.344 Parameter McuPllClockSelection
4.345 Container McuPll_Configuration
4.346 Parameter McuPllDvRdiv
4.347 Parameter McuPllDvMfi
4.348 Parameter McuPllFmSscgbyp
4.349 Parameter McuPllFmSpreadctl
4.350 Parameter McuPllFmStepSize
4.351 Parameter McuPllFmStepNo
4.352 Parameter McuPllFdFmod
4.353 Parameter McuPllFdMdp
4.354 Parameter McuPllFdEmdp
4.355 Parameter McuPllFdMfn
4.356 Parameter McuPllFdSdmen
4.357 Parameter McuPllOdiv0_En
4.358 Parameter McuPllOdiv0_Div
4.359 Parameter McuPllOdiv1_En
4.360 Parameter McuPllOdiv1_Div
4.361 Container McuPll_Parameter
4.362 Parameter PLL_PHI0_Frequency
4.363 Parameter PLL_PHI1_Frequency
4.364 Parameter PLL_VCO_Frequency
4.365 Container McuCoreDfs
4.366 Container McuDfs_1
4.367 Parameter McuDFSUnderMcuControl
4.368 Parameter McuDFSPort_En
4.369 Parameter McuDFSPortMfi
4.370 Parameter McuDFSPortMfn
4.371 Parameter DFS_CLK_Frequency
4.372 Container McuDfs_2
4.373 Parameter McuDFSUnderMcuControl
4.374 Parameter McuDFSPort_En
4.375 Parameter McuDFSPortMfi
4.376 Parameter McuDFSPortMfn
4.377 Parameter DFS_CLK_Frequency

4.378 Container McuDfs_3
$4.379 \ {\rm Parameter} \ {\rm McuDFSUnderMcuControl} \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
4.380 Parameter McuDFSPort_En
4.381 Parameter McuDFSPortMfi
4.382 Parameter McuDFSPortMfn
4.383 Parameter DFS_CLK_Frequency
4.384 Container McuDfs_4
$4.385 \ Parameter \ McuDFSUnderMcuControl \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
4.386 Parameter McuDFSPort_En
4.387 Parameter McuDFSPortMfi
4.388 Parameter McuDFSPortMfn
4.389 Parameter DFS_CLK_Frequency
4.390 Container McuDfs_5
4.391 Parameter McuDFSUnderMcuControl
4.392 Parameter McuDFSPort_En
4.393 Parameter McuDFSPortMfi
4.394 Parameter McuDFSPortMfn
4.395 Parameter DFS_CLK_Frequency
4.396 Container McuDfs_6
$4.397 \ {\rm Parameter} \ {\rm McuDFSUnderMcuControl} \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
4.398 Parameter McuDFSPort_En
4.399 Parameter McuDFSPortMfi
4.400 Parameter McuDFSPortMfn
4.401 Parameter DFS_CLK_Frequency
4.402 Container McuPll_1
$4.403 \ {\rm Parameter} \ {\rm McuPLLUnderMcuControl} \ \ldots \ $
4.404 Parameter McuPLLEnabled
4.405 Parameter McuPllClockSelection
$4.406\ Container\ McuPll\_Configuration$
4.407 Parameter McuPllDvRdiv
4.408 Parameter McuPllDvMfi
4.409 Parameter McuPllFdMfn
4.410 Parameter McuPllFdSdmen
4.411 Parameter McuPllOdiv0_En
4.412 Parameter McuPllOdiv0_Div
4.413 Parameter McuPllOdiv1_En
4.414 Parameter McuPllOdiv1_Div
4.415 Parameter McuPllOdiv2_En
4.416 Parameter McuPllOdiv2_Div
4.417 Parameter McuPllOdiv3_En

4.418 Parameter McuPllOdiv3_Div
4.419 Parameter McuPllOdiv4_En
4.420 Parameter McuPllOdiv4_Div
4.421 Parameter McuPllOdiv5_En
4.422 Parameter McuPllOdiv5_Div
4.423 Parameter McuPllOdiv6_En
4.424 Parameter McuPllOdiv6_Div
4.425 Parameter McuPllOdiv7_En
4.426 Parameter McuPllOdiv7_Div
4.427 Container McuPll_Parameter
4.428 Parameter PLL_PHI0_Frequency
4.429 Parameter PLL_PHI1_Frequency
4.430 Parameter PLL_PHI2_Frequency
4.431 Parameter PLL_PHI3_Frequency
4.432 Parameter PLL_PHI4_Frequency
4.433 Parameter PLL_PHI5_Frequency
4.434 Parameter PLL_PHI6_Frequency
4.435 Parameter PLL_PHI7_Frequency
4.436 Parameter PLL_VCO_Frequency
4.437 Container McuPeriphDfs
4.438 Container McuDfs_1
4.439 Parameter McuDFSUnderMcuControl
4.440 Parameter McuDFSPort_En
4.441 Parameter McuDFSPortMfi
4.442 Parameter McuDFSPortMfn
4.443 Parameter DFS_CLK_Frequency
4.444 Container McuDfs_2
4.445 Parameter McuDFSUnderMcuControl
4.446 Parameter McuDFSPort_En
4.447 Parameter McuDFSPortMfi
4.448 Parameter McuDFSPortMfn
4.449 Parameter DFS_CLK_Frequency
4.450 Container McuDfs_3
4.451 Parameter McuDFSUnderMcuControl
4.452 Parameter McuDFSPort_En
4.453 Parameter McuDFSPortMfi
4.454 Parameter McuDFSPortMfn
4.455 Parameter DFS_CLK_Frequency
4.456 Container McuDfs_4
4.457 Parameter McuDFSUnderMcuControl

4.458 Parameter McuDFSPort_En
$4.459 \; Parameter \; McuDFSPortMfi \; . \; . \; . \; . \; . \; . \; . \; . \; . \; $
$4.460 \; Parameter \; McuDFSPortMfn \; \ldots \qquad \qquad$
4.461 Parameter DFS_CLK_Frequency
$4.462\ Container\ McuDfs\_5 \ \dots \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $
$4.463 \ Parameter \ McuDFSUnderMcuControl \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
$4.464\ Parameter\ McuDFSPort\_En\ \dots \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$
$4.465\ Parameter\ McuDFSPortMfi \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
$4.466 \ Parameter \ McuDFSPortMfn \ \dots \ $
$4.467\ Parameter\ DFS\_CLK\_Frequency\ \dots \ \dots$
$4.468\ Container\ McuDfs\_6 \ \dots \ $
$4.469\ Parameter\ McuDFSUnderMcuControl\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$
$4.470\ Parameter\ McuDFSPort\_En\ \dots \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$
4.471 Parameter McuDFSPortMfi
4.472 Parameter McuDFSPortMfn
4.473 Parameter DFS_CLK_Frequency
$4.474\ Container\ McuPll\_2\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$
$4.475\ Parameter\ McuPLLUnderMcuControl\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$
4.476 Parameter McuPLLEnabled
$4.477\ Parameter\ McuPllClockSelection\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$
$4.478\ Container\ McuPll\_Configuration$
$4.479\ Parameter\ McuPllDvRdiv \ldots 290$
$4.480 \ Parameter \ McuPllDvMfi \qquad \dots \qquad $
4.481 Parameter McuPllFmSscgbyp
$4.482\ Parameter\ McuPllFmSpreadctl\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$
$4.483 \ Parameter \ McuPllFmStepSize \ \dots \ $
4.484 Parameter McuPllFmStepNo
4.485 Parameter McuPllFdFmod
4.486 Parameter McuPllFdMdp
4.487 Parameter McuPllFdEmdp
4.488 Parameter McuPllFdMfn
4.489 Parameter McuPllFdSdmen
4.490 Parameter McuPllOdiv0_En
4.491 Parameter McuPllOdiv0_Div
4.492 Parameter McuPllOdiv1_En
4.493 Parameter McuPllOdiv1_Div
4.494 Container McuPll_Parameter
4.495 Parameter PLL_PHI0_Frequency
4.496 Parameter PLL_PHI1_Frequency
4.497 Parameter PLL_VCO_Frequency

4.498 Container McuPll_3
4.499 Parameter McuPLLUnderMcuControl
4.500 Parameter McuPLLEnabled
4.501 Parameter McuPllClockSelection
4.502 Container McuPll_Configuration
4.503 Parameter McuPllDvRdiv
4.504 Parameter McuPllDvMfi
4.505 Parameter McuPllFmSscgbyp
4.506 Parameter McuPllFmSpreadctl
4.507 Parameter McuPllFmStepSize
4.508 Parameter McuPllFmStepNo
4.509 Parameter McuPllFdFmod
4.510 Parameter McuPllFdMdp
4.511 Parameter McuPllFdEmdp
4.512 Parameter McuPllFdMfn
4.513 Parameter McuPllFdSdmen
4.514 Parameter McuPllOdiv0_En
4.515 Parameter McuPllOdiv0_Div
4.516 Container McuPll_Parameter
4.517 Parameter PLL_PHI0_Frequency
4.518 Parameter PLL_VCO_Frequency
4.519 Container McuClkMonitor
4.520 Parameter McuClockMonitorUnderMcuControl
4.521 Parameter McuClkMonitorEn
4.522 Parameter McuCmuName
4.523 Parameter McuAsyncFHHInterruptEn
4.524 Parameter McuAsyncFLLInterruptEn
4.525 Parameter McuSyncFHHInterruptEn
4.526 Parameter McuSyncFLLInterruptEn
4.527 Container McuClockReferencePoint
4.528 Parameter McuClockReferencePointFrequency
4.529 Parameter McuClockFrequencySelect
4.530 Container McuDemEventParameterRefs
4.531 Reference MCU_E_TIMEOUT_FAILURE
4.532 Reference MCU_E_INVALIDFXOSC_CONFIG
4.533 Reference MCU_E_CLOCKMUXSWITCH_FAILURE
4.534 Reference MCU_E_CLOCK_FAILURE
4.535 Container McuModeSettingConf
4.536 Parameter McuMode
4.537 Parameter McuPowerMode

4.538 Parameter McuMainCoreSelect
4.539 Parameter McuEnableSleepOnExit
4.540 Container McuPartitionConfiguration
4.541 Container McuPartition0Config
4.542 Parameter McuPartitionUnderMcuControl
4.543 Parameter McuPartitionPowerUnderMcuControl
4.544 Parameter McuPrtnCofb0UnderMcuControl
4.545 Parameter McuPrstCofb0UnderMcuControl
4.546 Parameter McuPartitionClockEnable
4.547 Parameter McuPartitionResetEnable
4.548 Container McuCore0Configuration
4.549 Parameter McuCoreUnderMcuControl
4.550 Parameter McuCoreClockEnable
4.551 Parameter McuCoreResetEnable
4.552 Parameter McuCoreBootAddress
$4.553 \; \mathrm{Parameter} \; \mathrm{McuCoreBootAddressLinkerSym} \; \ldots \; $
4.554 Container McuCore1Configuration
4.555 Parameter McuCoreUnderMcuControl
4.556 Parameter McuCoreClockEnable
4.557 Parameter McuCoreResetEnable
4.558 Parameter McuCoreBootAddress
4.559 Parameter McuCoreBootAddressLinkerSym
4.560 Container McuCore2Configuration
4.561 Parameter McuCoreUnderMcuControl
4.562 Parameter McuCoreClockEnable
4.563 Parameter McuCoreResetEnable
4.564 Parameter McuCoreBootAddress
4.565 Parameter McuCoreBootAddressLinkerSym
4.566 Container McuCore4Configuration
4.567 Parameter McuCoreUnderMcuControl
4.568 Parameter McuCoreClockEnable
4.569 Parameter McuCoreResetEnable
4.570 Parameter McuCoreBootAddress
4.571 Parameter McuCoreBootAddressLinkerSym
4.572 Container McuPartition1Config
4.573 Parameter McuPartitionUnderMcuControl
4.574 Parameter McuPartitionPowerUnderMcuControl
4.575 Parameter McuPrtnCofb0UnderMcuControl
4.576 Parameter McuPrstCofb0UnderMcuControl
4.577 Parameter McuPartitionClockEnable

4.578 Parameter McuPartitionResetEnable
4.579 Container McuCore0Configuration
4.580 Parameter McuCoreUnderMcuControl
4.581 Parameter McuCoreClockEnable
4.582 Parameter McuCoreResetEnable
4.583 Parameter McuCoreBootAddress
4.584 Parameter McuCoreBootAddressLinkerSym
4.585 Container McuCore1Configuration
4.586 Parameter McuCoreUnderMcuControl
4.587 Parameter McuCoreClockEnable
4.588 Parameter McuCoreResetEnable
4.589 Parameter McuCoreBootAddress
4.590 Parameter McuCoreBootAddressLinkerSym
4.591 Container McuCore2Configuration
4.592 Parameter McuCoreUnderMcuControl
4.593 Parameter McuCoreClockEnable
4.594 Parameter McuCoreResetEnable
4.595 Parameter McuCoreBootAddress
4.596 Parameter McuCoreBootAddressLinkerSym
4.597 Container McuCore3Configuration
4.598 Parameter McuCoreUnderMcuControl
4.599 Parameter McuCoreClockEnable
4.600 Parameter McuCoreResetEnable
4.601 Parameter McuCoreBootAddress
4.602 Parameter McuCoreBootAddressLinkerSym
4.603 Container McuCore4Configuration
4.604 Parameter McuCoreUnderMcuControl
4.605 Parameter McuCoreClockEnable
4.606 Parameter McuCoreResetEnable
4.607 Parameter McuCoreBootAddress
4.608 Parameter McuCoreBootAddressLinkerSym
4.609 Container McuCore5Configuration
4.610 Parameter McuCoreUnderMcuControl
4.611 Parameter McuCoreClockEnable
4.612 Parameter McuCoreResetEnable
4.613 Parameter McuCoreBootAddress
4.614 Parameter McuCoreBootAddressLinkerSym
4.615 Container McuCore6Configuration
4.616 Parameter McuCoreUnderMcuControl
4.617 Parameter McuCoreClockEnable

4.618 Parameter McuCoreResetEnable
$4.619 \; \mathrm{Parameter} \; \mathrm{McuCoreBootAddress} \; . \; . \; . \; . \; . \; . \; . \; . \; . \; $
$4.620\ Parameter\ McuCoreBootAddressLinkerSym. \dots \dots$
$4.621\ Container\ McuCore7 Configuration\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$
$4.622 \ {\rm Parameter} \ {\rm McuCoreUnderMcuControl} \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
$4.623 \ {\rm Parameter} \ {\rm McuCoreClockEnable} \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
$4.624 \ Parameter \ McuCoreResetEnable \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
$4.625 \ Parameter \ McuCoreBootAddress \ . \ . \ . \ . \ . \ . \ . \ . \ . \$
$4.626\ Parameter\ McuCoreBootAddressLinkerSym. \dots \dots$
$4.627\ Container\ McuPartition 2 Config \qquad \dots \qquad \qquad 376$
$4.628 \ Parameter \ McuPartitionUnderMcuControl \ \dots \ $
$4.629 \ Parameter \ McuPartitionPowerUnderMcuControl \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
$4.630\ Parameter\ McuPrtnCofb0UnderMcuControl \ \dots \ \dots \ \dots \ \dots \ \dots \ \dots \ 378$
$4.631\ Parameter\ McuPrstCofb0UnderMcuControl \dots \dots$
$4.632\ Parameter\ McuPartitionClockEnable \ \dots \ $
$4.633\ Parameter\ McuPartitionResetEnable \qquad $
$4.634\ Container\ McuPartition 3 Config \\ \ \ldots $
$4.635 \ Parameter \ McuPartitionUnderMcuControl \ \dots \ $
$4.636\ Parameter\ McuPartitionPowerUnderMcuControl\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$
$4.637\ Parameter\ McuPrtnCofb0UnderMcuControl \\ \ \ldots \\ \ \ldots \\ \ \ldots \\ \ 381$
$4.638\ Parameter\ McuPrstCofb0UnderMcuControl \dots \dots$
$4.639\ Parameter\ McuPartitionClockEnable \qquad $
$4.640\ Parameter\ McuPartitionResetEnable \qquad $
$4.641\ Container\ McuPartition 4 Config \\ \ \ldots $
$4.642\ Parameter\ McuPartitionUnderMcuControl\ \dots$
$4.643\ Parameter\ McuPartitionPowerUnderMcuControl\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$
$4.644\ Parameter\ McuPartitionClockEnable \ \ldots \ \ldots \ \ldots \ \ldots \ \ldots \ 385$
$4.645\ Parameter\ McuPartitionResetEnable \qquad $
$4.646\ Container\ McuPartition 5 Config \\ \ \ldots $
$4.647\ Parameter\ McuPartitionUnderMcuControl\ \dots$
$4.648\ Parameter\ McuPartitionPowerUnderMcuControl\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$
$4.649\ Parameter\ McuPartitionClockEnable \ \dots $
4.650 Parameter McuPartitionResetEnable
$4.651\ Container\ McuPartition 6 Config \\ \ \ldots \\ \ \ldots \\ \ 389$
$4.652\ Parameter\ McuPartitionUnderMcuControl \\ \ \ldots \\ \ \ldots \\ \ \ldots \\ \ 389$
$4.653\ Parameter\ McuPartitionPowerUnderMcuControl\ \dots$
$4.654\ Parameter\ McuPartitionClockEnable \ \ldots \ \ldots \ \ldots \ \ldots \ \ldots \ 391$
$4.655 \ Parameter \ McuPartitionResetEnable \\ \ \dots \dots$
$4.656\ Container\ McuPartition 7 Config \\ \ \ldots \\ \ \ldots \\ \ 392$
4.657 Parameter McuPartitionUnderMcuControl

4.658 Parameter McuPartitionPowerUnderMcuControl
4.659 Parameter McuPartitionClockEnable
4.660 Parameter McuPartitionResetEnable
4.661 Container McuPeripheral
4.662 Parameter McuPeripheralName
4.663 Parameter McuModeEntrySlot
4.664 Parameter McuResetGenerationSlot
4.665 Parameter McuPeripheralClockEnable
4.666 Parameter McuPeripheralResetEnable
4.667 Container McuRamSectorSettingConf
4.668 Parameter McuRamSectorId
4.669 Parameter McuRamDefaultValue
4.670 Parameter McuRamSectionBaseAddress
4.671 Parameter McuRamSectionSize
4.672 Parameter McuRamSectionWriteSize
4.673 Parameter McuRamSectionBaseAddrLinkerSym
4.674 Parameter McuRamSectionSizeLinkerSym
4.675 Container McuResetConfig
4.676 Parameter McuResetType
4.677 Parameter McuFuncResetEscThreshold
4.678 Parameter McuDestResetEscThreshold
4.679 Container McuResetSourcesConfig
4.680 Container McuEXR_ResetSource
4.681 Parameter McuDisableReset
4.682 Container McuF_FR_31_ResetSource
4.683 Parameter McuDisableReset
4.684 Container McuPowerControl
4.685 Container McuPMC_Config
4.686 Parameter McuVDD_FXOSCNonCriticalFlag
4.687 Parameter McuVDD_ADC0NonCriticalFlag
$4.688 \ Parameter \ McuVDD\_ADC1NonCriticalFlag \ \dots \ $
4.689 Parameter McuVDD_TMUNonCriticalFlag
4.690 Parameter McuVDD_EFUSENonCriticalFlag
4.691 Parameter McuVDD_HV_PLLNonCriticalFlag
4.692 Parameter McuVDD_LV_PLLNonCriticalFlag
4.693 Parameter McuVDD_HV_PLL_DDR0NonCriticalFlag
4.694 Parameter McuVDD_LV_PLL_DDR0NonCriticalFlag
4.695 Parameter McuVDD_HV_PLL_AURNonCriticalFlag
4.696 Parameter McuVDD_LV_PLL_AURNonCriticalFlag
4.697 Parameter McuVDD_IO_STBYNonCriticalFlag

	4.698 Parameter McuVDD_IO_ANonCriticalFlag	4
	4.699 Parameter McuVDD_IO_BNonCriticalFlag	5
	4.700 Parameter McuVDD_IO_USBNonCriticalFlag	5
	4.701 Parameter McuVDD_HV_PLL_ACCNonCriticalFlag	ô
	4.702 Parameter McuVDD_LV_PLL_ACCNonCriticalFlag	7
	4.703 Parameter McuVDD_IO_SDHCNonCriticalFlag	7
	4.704 Parameter McuVDD_IO_C_GPIO4NonCriticalFlag	3
	4.705 Parameter McuVDD_IO_B_GPIO3NonCriticalFlag	3
	4.706 Parameter McuVDD_IO_B_GPIO2NonCriticalFlag	9
	4.707 Parameter McuVDD_IO_A_GPIO1NonCriticalFlag	)
	4.708 Parameter McuVDD_IO_GMAC1NonCriticalFlag	)
	4.709 Parameter McuVDD_IO_GMAC0NonCriticalFlag	1
	4.710 Parameter McuVDD_IO_CLKOUTNonCriticalFlag	2
	4.711 Parameter McuVDD_IO_QSPINonCriticalFlag	2
ξ.	Module Index 42a	1
,	5.1 Software Specification	
	5.1 Boltware Specification	Í
3	Module Documentation 428	5
	6.1 Clock Ip Driver	5
	6.1.1 Detailed Description	5
	6.1.2 Data Structure Documentation	3
	6.1.3 Macro Definition Documentation	1
	6.1.4 Types Reference	1
	6.1.5 Enum Reference	
	6.1.6 Function Reference	
	6.2 Mcu Driver	
	6.2.1 Detailed Description	
	6.2.2 Data Structure Documentation	
	6.2.3 Macro Definition Documentation	
	6.2.4 Types Reference	
	6.2.5 Enum Reference	
	6.2.6 Function Reference	
	6.2.7 Variable Documentation	
	6.3 Power Ip Driver	
	6.3.1 Detailed Description	
	6.3.2 Data Structure Documentation	
	6.3.3 Macro Definition Documentation	
	6.3.4 Types Reference	
	6.3.5 Enum Reference	
	6.3.6 Function Reference	1

6.4 Ram Ip Driver	478
6.4.1 Detailed Description	478
6.4.2 Data Structure Documentation	479
6.4.3 Types Reference	479
6.4.4 Enum Reference	480
6.4.5 Function Reference	481

## **Revision History**

Revision	Date	Author	Description
1.0	31.10.2022	NXP RTD Team	Prepared for release S32 RTD AUTOSAR 4.4 Version 4.0.0 Release

#### Introduction

- Supported Derivatives
- Overview
- About This Manual
- Acronyms and Definitions
- Reference List

This User Manual describes NXP Semiconductors' AUTOSAR Mcu Driver for S32.

AUTOSAR Mcu Driver configuration parameters description can be found in the Tresos Configuration Plugin section. Deviations from the specification are described in the Deviations from Requirements section.

AUTOSAR Mcu driver requirements and APIs are described in the Mcu Driver Software Specification Document (version 4.4.0).

## 2.1 Supported Derivatives

The software described in this document is intended to be used with the following microcontroller devices of NXP Semiconductors:

- s32g274a\_bga525
- $s32g254a\_bga525$
- s32g233a\_bga525
- s32g234m\_bga525
- s32g378a\_bga525
- s32g379a\_bga525
- $s32g398a\_bga525$
- s32g399a\_bga525

#### Introduction

- s32g338m bga525
- $s32g339m\_bga525$
- s32g358a bga525
- s32g359a bga525
- s32r45 bga780

All of the above microcontroller devices are collectively named as S32.

#### 2.2 Overview

AUTOSAR (AUTomotive Open System ARchitecture) is an industry partnership working to establish standards for software interfaces and software modules for automobile electronic control systems.

#### AUTOSAR:

- paves the way for innovative electronic systems that further improve performance, safety and environmental friendliness.
- is a strong global partnership that creates one common standard: "Cooperate on standards, compete on implementation".
- is a key enabling technology to manage the growing electrics/electronics complexity. It aims to be prepared for the upcoming technologies and to improve cost-efficiency without making any compromise with respect to quality.
- facilitates the exchange and update of software and hardware over the service life of the vehicle.

#### 2.3 About This Manual

This Technical Reference employs the following typographical conventions:

- Boldface style: Used for important terms, notes and warnings.
- *Italic* style: Used for code snippets in the text. Note that C language modifiers such "const" or "volatile" are sometimes omitted to improve readability of the presented code.

Notes and warnings are shown as below:

Note

This is a note.

Warning

This is a warning

## 2.4 Acronyms and Definitions

Term	Definition
API	Application Programming Interface
ASM	Assembler
BSMI	Basic Software Make file Interface
CAN	Controller Area Network
C/CPP	C and C++ Source Code
CS	Chip Select
CTU	Cross Trigger Unit
DEM	Diagnostic Event Manager
DET	Development Error Tracer
DMA	Direct Memory Access
ECU	Electronic Control Unit
FIFO	First In First Out
LSB	Least Signifigant Bit
MCU	Micro Controller Unit
MIDE	Multi Integrated Development Environment
MSB	Most Significant Bit
N/A	Not Applicable
RAM	Random Access Memory
SIU	Systems Integration Unit
SWS	Software Specification
VLE	Variable Length Encoding
XML	Extensible Markup Language

## 2.5 Reference List

#	Title	Version
1	Specification of Mcu Driver	AUTOSAR Release 4.4.0
2	S32G2 Reference Manual	Rev 5, May 2022
3	S32G3 Reference Manual	Rev.2 Draft C, June 2022
4	S32R45 Reference Manual	Rev. 3, 12/2021
5	S32G2 Errata Document	Mask Set Errata for Mask 0P77B, Rev. 2.4
6	S32G3 Errata Document	Mask Set Errata for Mask 0P72B, Rev. 1.1
7	S32R45 Errata Document	Mask Set Errata for Mask P57D, Rev. 2.0
8	S32G2 Data Sheet	Rev 5, May 2022
9	S32G3 Data Sheet	Rev 2, Draft B, June 2022
10	VR5510 Data Sheet	Rev 5, April 2022
11	S32R45 Data Sheet	Rev. 2 — 12/2021

### **Driver**

- Requirements
- Driver Design Summary
- Hardware Resources
- Deviations from Requirements
- Driver Limitations
- Driver usage and configuration tips
- Runtime errors
- Symbolic Names Disclaimer

## 3.1 Requirements

Requirements for this driver are detailed in the AUTOSAR CP 4.4.0 Mcu Driver Software Specification document (See Table Reference List)

## 3.2 Driver Design Summary

The Mcu Driver controls the CLOCK, POWER and RAM modules of the S32 device. It provides the following features:

- Configuration and initialization of the CLOCK.
- Configuration and initialization of the POWER.
- Configuration and initialization of the RAM.

### 3.3 Hardware Resources

The Mcu Driver consists of:

- 1. Clock IPs (MC\_CGM,FXOSC,SIRC,FIRC,CMU,DFS,PLLDIG,SRAMC)
- 2. Power IPs (MC\_ME,PMC,MC\_RGM)
- 3. Ram IPs (STCU2)

## 3.4 Deviations from Requirements

The driver deviates from the AUTOSAR MCU Driver software specification in some places. The table below identifies the AUTOSAR requirements that are not implemented or out of scope for the MCU Driver.

Term	Definition
N/S	Out of scope
N/I	Not implemented
N/F	Not fully implemented

Below table identifies the AUTOSAR requirements that are not fully implemented, implemented differently or out of scope for the MCU driver.

Requirement	Status	Description	Notes
SWS_Mcu_00053	N/S	If clock failure notification is enabled in the configuration set and a clock source failure error occurs, the error code MCU_← E_CLOCK_FAILURE shall be reported. (See also SWS_← Mcu_00051).	DEMs cannot be reported in ISR contexts. For the clock failure case the error MCU_E← _ISR_CLOCK_FAILURE was defined and if the error notification is configured by the application the CMU interrupt will report it.
SWS_Mcu_00257	N/S	Fail criteria for MCU_E_← CLOCK_FAILURE: a clock source failure occurs	For the clock failure case the error MCU_E_ISR_CLOCK_ FAILURE was defined and if the error notification is configured by the application the CMU interrupt will report it.
SWS_Mcu_00258	N/S	Pass criteria for MCU_E_← CLOCK_FAILURE: no clock source failure occurs	For the clock failure case the error MCU_E_ISR_CLOCK_← FAILURE was defined and if the error notification is configured by the application the CMU interrupt will report it.
SWS_Mcu_00245	N/S	If the register can affect several hardware modules and if it is not an I/O register, it shall be initialised by this MCU driver.	There is a separate plug-in that will cover shared ip's

#### Driver

Requirement	Status	Description	Notes	
SWS_Mcu_00056	N/S	The function Mcu_Distribute← PllClock shall return without affecting the MCU hardware if the PLL clock has been automatically activated by the MCU hardware.	The function Mcu_Distribute← PllClock will change the Mcu hardware. The clock switching to PLL is not completed by Mcu_InitClock	
SWS_Mcu_00259	N/S	: DRAFT: The MCU Driver module shall reject configura- tions with partition mappings which are not supported by the implementation.	Based on ticket AAI-462, this requirement is not applicable.	
SWS_Mcu_CONSTR_00001	N/S	: DRAFT: The module will operate as an independent instance in each of the partitions, means the called API will only target the partition it is called in.	Based on ticket AAI-462, this requirement is not applicable.	
CPR_RTD_00544.mcu	N/F	Driver shall support Autosar standard configuration format for the IP layer Note: EPD file for the IP shall be provided.	The Clock IP can't support this requirement.	

#### 3.5 Driver Limitations

The Mcu driver has the following limitations:

- The return value of Clock\_Ip\_GetClockFrequency() function is the frequency without the Gate.
- The CMU\_FC\_27 and CMU\_FC\_28 are monitoring A53\_CORE\_CLK and are accessible only by A53 core.
- The reset structure of partitions results in better device availability. If a fault is detected in a software reset domain, that domain can be reset separately without impacting the operation of the rest of the chip. (See the workaround in the sup-chapter "How to initialize partitions if a fault is detected in a software reset domain")

#### For S32R45 only:

- The CMU\_FC\_38 is monitoring ACCEL\_3\_CLK.
- The CMU\_FC\_39 is monitoring ACCEL\_4\_CLK (LAX\_0).
- The CMU\_FC\_40 is monitoring ACCEL\_4\_CLK (LAX\_1).
- And they are not accessible from the M7 core.
- Clock PERIPH\_DFS3 in S32CT must be operating from 52MHz to 208MHz.

#### For S32G274A Rev1 only:

• QuadSPI: DDR 200MHz and DDR 166MHz modes are not supported.

• uSDHC: DDR-HS400 is not supported.

For S32G3XX only: Selectors of PFE\_MAC0\_TX\_CLK, PFE\_MAC1\_TX\_CLK, PFE\_MAC2\_TX\_CLK can not be configured individually.

• If PFEMACO\_TX\_DIV\_CLK is selected, GENCTRL1[CTRL0]/GENCTRL1[CTRL1]/GENCTRL1[CTRL2] registers are set to 0 (corresponding to PFE\_MAC\_0\_TX\_DIV\_CLK, PFE\_MAC\_1\_TX\_DIV\_CLK, PFE\_MAC\_2\_TX\_DIV\_CLK are selected).



Figure 3.1 Tresos Plugin snapshot for McuGENCTRL1\_PFEMACO\_TX\_DIV\_CLK form

• If SERDES\_1\_XPCS\_0\_TX is selected, GENCTRL1[CTRL0]/GENCTRL1[CTRL1]/GENCTRL1[CTRL2] registers are set to 1 (corresponding to SERDES\_1\_XPCS\_0\_TX\_CLK, SERDES\_1\_XPCS\_1\_TX\_CLK, SERDES\_0\_XPCS\_1\_TX\_CLK are selected).




Figure 3.2 Tresos Plugin snapshot for McuGENCTRL1\_SERDES\_1\_XPCS\_0\_TX form

Limitations of clock configuration on S32CT:

#### Driver

- Remove Mcu component from Peripheral tool and try to "Update code", Clock IPL can work unexpectedly: the number of clock configuration be generated can be less than the number one you have in Clock tool. When a new project is created and only IPL is used (Mcu component was not added in Peripheral tool), everything is working fine.
  - The workaround: Go to location of project and delete file ClockConfigurationMappings.txt then restart S32DS. After that everything will work as normal.
- When Functional Group from Peripherals Tool is updated by removing/renaming an existing entry(variant), a switching to Clock perspective is needed.
- When a project with a Functional Group different from "BOARD\_InitPeripherals" is imported, a switching to Clock perspective is needed.

### 3.6 Driver usage and configuration tips

#### 3.6.1 MCU Clock Management

- For bypassing the configuration of a clock source during Mcu\_InitClock, the "[source] under MCU control" checkbox should be unchecked. This will generate smaller configurations that will be updated faster and more efficiently. In addition, if the application is configuring some clocks in advance, the UnderMcuControl should be unchecked so the MCU driver does not overwrite the initial settings.
- When the clock tree is initialized before the MCU driver is used. e.g The bootloader or user code initializes the clock tree. After that the control is passed to AUTOSAR software, the MCU is used to configured the ECU and clock again. The following sequence is required to successfully and safely re-configure the clock tree.
- System clock frequency selected must adhere to the same clock divider ratios shown in Clocking use case examples of Reference Manual.
- 1. Mcu Init
- 2. Mcu InitClock (to reinitialize the clock tree)
- 3. If the PLL is used as a clock source, call Mcu\_GetPllStatus until it returns MCU\_PLL\_LOCKED and call Mcu\_DistributePllClock.
- 4. Mcu SetMode (to gate the peripheral clocks)

#### 3.6.2 How to initialize FCCU module if using CMU interrupt over FCCU:

- The perform recover a software-recoverable non-critical fault: clear FCCU interrupt flag (FCCU\_NCF\_S\_  $\leftarrow$  NCFS28) to avoid hang on ISR function.
- Initialize interrupt FCCU: function handler, id, priority (corresponding to Mcu\_Cmu\_ClockFail\_IRQHandler, FCCU\_ALARM\_IRQn, 7).
- Initialize FCCU module: Configure the non-critical fault channels.
- In user notification function, FCCU interrupt flag must be cleared to avoid hang on while loop interrupt (FCCU\_NCF\_S\_NCFS28).
- Call functions of Mcu module to enable CMU interrupt.

#### 3.6.3 MCU Mode Management

- For bypassing the configuration of a Partition, COFB set, or Core during Mcu\_SetMode, the corresponding "[Block] Under MCU Control" checkbox should be unchecked. This will generate smaller configurations that will be updated faster and more efficiently. In addition, if the application is configuring a certain mode in advance, the UnderMcuControl should be unchecked so the MCU driver does not overwrite the initial settings.
- The clock sources that aren't used can be disabled in different run-modes to reduce power consumption.

#### McuModeSettingConf




Figure 3.3 Tresos Plugin snapshot for McuPartition0Config form

#### Driver




Figure 3.4 Tresos Plugin snapshot for McuPeripheral form

**3.6.4** How to initialize partitions if a fault is detected in a software reset domain. If a fault is detected (FCCU NCF 48 - MTR Repair Error) in a software reset domain, that domain can be reset separately without impacting the operation of the rest of the chip. Call Mcu\_SetMode() two times: Mcu\_Set ← Mode(McuModeSettingConf\_0); /\* partition 0,2 and 3

#### 3.7 Runtime errors

The driver generates the following DET errors at runtime.

Table 3.3 Default Errors (reported by DET)

Function	Error Code	Condition triggering the error
Mcu_Init	MCU_E_INIT_FAILED	Invalid configuration pointer.
Mcu_InitClock	MCU_E_PARAM_CLOCK	Invalid input parameter.
Mcu_SetMode	MCU_E_PARAM_MODE	Invalid input parameter.
Mcu_InitRamSection	MCU_E_PARAM_← RAMSECTION	Invalid input parameter or invalid memory configuration.
Mcu_DistributePllClock	MCU_E_PLL_NOT_LOCKED	One of the used PLL's failed to achieve lock
All functions, except Mcu_Init and	MCU_E_UNINIT	The driver is in an uninitialized
Mcu_GetVersionInfo		state.
Mcu_GetMidrStructure	MCU_E_PARAM_POINTER	Invalid input parameter.
Mcu_GetVersionInfo	MCU_E_PARAM_POINTER	Invalid input parameter.
Mcu_Init	MCU_E_ALREADY_←	The driver is already initialized.
	INITIALIZED	

Function	Error Code	Condition triggering the error
Mcu_DisableCmu	MCU_E_CMU_INDEX_OUT↔ _OF_RANGE	Invalid input parameter.

The driver generates the following DEM errors at runtime.

Table 3.5 Default Errors (reported by DEM)

Function	Error Code	Condition triggering the error
$Mcu\_GetResetReason$	Mcu_E_TimeoutFailure	Reset flags could not be cleared.
Mcu_GetResetRawValue	Mcu_E_TimeoutFailure	Reset flags could not be cleared.
Mcu_SetMode	Mcu_E_TimeoutFailure	The MC_ME or LPU mode transition failed.
Mcu_Init	Mcu_E_TimeoutFailure	The MC_ME mode transition failed.
Mcu_InitClock	Mcu_E_TimeoutFailure	The MC_ME mode transition failed.
Mcu_DisableCmu	Mcu_E_TimeoutFailure	Disable CMU failed.
Mcu_GetRamState	Mcu_E_TimeoutFailure	Get RAM state failed.

## 3.8 Symbolic Names Disclaimer

All containers having symbolicNameValue set to TRUE in the AUTOSAR schema will generate defines like:

 $\#define < Mip > Conf_< Container_ShortName > \_ < Container_ID >$ 

For this reason it is forbidden to duplicate the names of such containers across the RTD configurations or to use names that may trigger other compile issues (e.g. match existing #ifdefs arguments).

## **Tresos Configuration Plug-in**

This chapter describes the Tresos configuration plug-in for the driver. All the parameters are described below.

- Module Mcu
  - Container McuGeneralConfiguration
    - \* Parameter McuDevErrorDetect
    - \* Parameter McuVersionInfoApi
    - \* Parameter McuGetRamStateApi
    - \* Parameter McuInitClock
    - \* Parameter McuNoPll
    - \* Parameter McuEnterLowPowerMode
    - \* Parameter McuTimeout
    - \* Parameter McuEnableUserModeSupport
    - \* Parameter McuPerformResetApi
    - \* Parameter McuCalloutBeforePerformReset
    - \* Parameter McuPerformResetCallout
    - \* Parameter McuCmuNotification
    - \* Parameter McuAlternateResetIsrUsed
    - \* Parameter McuCmuErrorIsrUsed
    - \* Parameter McuErrorIsrNotification
    - \* Parameter McuDisableRgmInit
    - \* Parameter McuDisablePmcInit
    - \* Parameter McuDisableRamWaitStatesConfig
    - \* Parameter McuPrepareMemoryConfig
    - \* Parameter McuTimeoutMethod
    - \* Parameter McuHardwareVersion
    - \* Parameter A53CoreFlavour
    - \* Reference McuEcucPartitionRef
    - \* Container McuControlledClocksConfiguration
      - $\cdot \ \ Parameter \ McuFxoscUnderMcuControl$
      - Parameter McuPll0UnderMcuControl
      - · Parameter McuPll1UnderMcuControl
      - · Parameter McuPll2UnderMcuControl

- · Parameter McuPll3UnderMcuControl
- · Parameter McuDfs0UnderMcuControl
- · Parameter McuDfs1UnderMcuControl
- Container McuDebugConfiguration
  - \* Parameter McuDisableDemReportErrorStatus
  - \* Parameter McuGetSystemStateApi
  - \* Parameter McuGetPowerModeStateApi
  - \* Parameter McuGetPowerDomainApi
  - \* Parameter McuSscmGetMemConfigApi
  - \* Parameter McuSscmGetStatusApi
  - \* Parameter McuSscmGetUoptApi
  - \* Parameter McuGetMidrStructureApi
  - \* Parameter McuDisableCmuApi
  - \* Parameter McuEmiosConfigureGprenApi
  - \* Parameter McuGetClockFrequencyApi
- Container McuCoreControlConfiguration
  - \* Parameter McuCoreBootAddressControl
- Container McuPublishedInformation
  - \* Container McuResetReasonConf
    - · Parameter McuResetReason
- Container CommonPublishedInformation
  - \* Parameter ArReleaseMajorVersion
  - \* Parameter ArReleaseMinorVersion
  - \* Parameter ArReleaseRevisionVersion
  - \* Parameter ModuleId
  - \* Parameter SwMajorVersion
  - \* Parameter SwMinorVersion
  - \* Parameter SwPatchVersion
  - \* Parameter VendorApiInfix
  - \* Parameter VendorId
- Container McuModuleConfiguration
  - \* Parameter McuNumberOfMcuModes
  - \* Parameter McuRamSectors
  - \* Parameter McuResetSetting
  - \* Parameter McuCrystalFrequencyHz
  - \* Parameter McuExternalPAD RTC EXT REF CLK FrequencyHz
  - \* Parameter McuExternalPAD\_FTM\_0\_EXT\_REF\_CLK\_FrequencyHz
  - \* Parameter McuExternalPAD FTM 1 EXT REF CLK FrequencyHz
  - \* Parameter McuExternalPAD\_GMAC\_EXT\_TS\_CLK\_FrequencyHz
  - \* Parameter McuExternalPAD GMAC 0 EXT TX CLK FrequencyHz
  - \* Parameter McuExternalPAD\_GMAC\_0\_EXT\_RX\_CLK\_FrequencyHz
  - $*\ Parameter\ McuExternalPAD\_GMAC\_0\_EXT\_REF\_CLK\_FrequencyHz$
  - \* Parameter McuExternalPAD\_GMAC\_1\_EXT\_TX\_CLK\_FrequencyHz
  - $*\ Parameter\ McuExternalPAD\_GMAC\_1\_EXT\_RX\_CLK\_FrequencyHz$
  - \* Parameter McuExternalPAD GMAC 1 EXT REF CLK FrequencyHz

- \* Parameter McuExternalPAD\_PFE\_MAC\_0\_EXT\_TX\_CLK\_FrequencyHz
- \* Parameter McuExternalPAD\_PFE\_MAC\_0\_EXT\_RX\_CLK\_FrequencyHz
- \* Parameter McuExternalPAD\_PFE\_MAC\_0\_EXT\_REF\_CLK\_FrequencyHz
- \* Parameter McuExternalPAD\_PFE\_MAC\_1\_EXT\_TX\_CLK\_FrequencyHz
- \* Parameter McuExternalPAD\_PFE\_MAC\_1\_EXT\_RX\_CLK\_FrequencyHz
- \* Parameter McuExternalPAD\_PFE\_MAC\_1\_EXT\_REF\_CLK\_FrequencyHz
- \* Parameter McuExternalPAD\_PFE\_MAC\_2\_EXT\_TX\_CLK\_FrequencyHz
- \* Parameter McuExternalPAD\_PFE\_MAC\_2\_EXT\_RX\_CLK\_FrequencyHz
- \* Parameter McuExternalPAD PFE MAC 2 EXT REF CLK FrequencyHz
- \* Parameter McuInternalPAD\_SERDES\_0\_LANE\_0\_TX\_FrequencyHz
- \* Parameter McuInternalPAD\_SERDES\_0\_LANE\_0\_CDR\_FrequencyHz
- \* Parameter McuInternalPAD\_SERDES\_0\_LANE\_1\_TX\_FrequencyHz
- \* Parameter McuInternalPAD SERDES 0 LANE 1 CDR FrequencyHz
- $* \ Parameter \ McuInternal PAD\_SERDES\_1\_LANE\_0\_TX\_Frequency Hz$
- \* Parameter McuInternalPAD\_SERDES\_1\_LANE\_0\_CDR\_FrequencyHz
- \* Parameter McuInternalPAD\_SERDES\_1\_LANE\_1\_TX\_FrequencyHz
- \* Parameter McuInternalPAD SERDES 1 LANE 1 CDR FrequencyHz
- $* \ Parameter \ McuInternal PAD\_SERDES\_0\_XPCS\_0\_TX\_Frequency Hz$
- \* Parameter McuInternalPAD SERDES 0 XPCS 0 CDR FrequencyHz
- $* \ Parameter \ McuInternal PAD\_SERDES\_0\_XPCS\_1\_TX\_Frequency Hz$
- \* Parameter McuInternalPAD SERDES 0 XPCS 1 CDR FrequencyHz
- \* Parameter McuInternalPAD\_SERDES\_1\_XPCS\_0\_TX\_FrequencyHz
- \* Parameter McuInternalPAD\_SERDES\_1\_XPCS\_0\_CDR\_FrequencyHz
- \* Parameter McuInternalPAD SERDES 1 XPCS 1 TX FrequencyHz
- \* Parameter McuInternalPAD SERDES 1 XPCS 1 CDR FrequencyHz
- \* Parameter McuClockSrcFailureNotification
- \* Container McuClockSettingConfig
  - · Parameter McuClockSettingId
  - · Container McuFXOSC
  - · Parameter McuFxoscUnderMcuControl
  - · Parameter McuFxoscPowerDownCtr
  - · Parameter McuFxoscByPass
  - · Parameter McuFxoscMainComparator
  - · Parameter McuFxoscCounter
  - · Parameter McuFxoscOverdriveProtection
  - · Parameter McuFXOSC Frequency
  - · Container McuCgm0SettingConfig
  - · Parameter McuPCSStepDuration
  - · Parameter McuPCSSwitchDuration
  - · Container McuCgm0PcsConfig
  - · Parameter McuClockPcfsUnderMcuControl
  - · Parameter McuPCS Name
  - · Parameter McuPCS SourceFrequency
  - · Parameter McuPCS MaxAllowableDynamicIDD
  - · Container McuCgm0ClockMux0
  - · Parameter McuClockMuxUnderMcuControl
  - · Parameter McuClkMux0 Source

- · Parameter McuClockMux0\_Frequency
- · Parameter McuClkMux0Div0 En
- $\cdot$  Parameter McuClkMux0Div0\_Divisor
- · Parameter McuClockMux0Divider0\_Frequency
- · Parameter McuClkMux0Div1 En
- · Parameter McuClkMux0Div1 Divisor
- · Parameter McuClockMux0Divider1 Frequency
- · Container McuCgm0ClockMux1
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux1\_Source
- · Parameter McuClkMux1Div0 En
- · Parameter McuClkMux1Div0\_Divisor
- · Parameter McuClockMux1Divider0 Frequency
- · Container McuCgm0ClockMux2
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux2 Source
- · Parameter McuClkMux2Div0\_En
- $\cdot \ \ Parameter \ McuClkMux2Div0\_Divisor$
- · Parameter McuClockMux2Divider0\_Frequency
- · Container McuCgm0ClockMux3
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux3 Source
- · Parameter McuClkMux3Div0 En
- · Parameter McuClkMux3Div0\_Divisor
- · Parameter McuClockMux3Divider0 Frequency
- · Container McuCgm0ClockMux4
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux4 Source
- · Parameter McuClkMux4Div0 En
- $\cdot \ \ Parameter \ McuClkMux4Div0\_Divisor$
- · Parameter McuClockMux4Divider0 Frequency
- · Container McuCgm0ClockMux5
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux5\_Source
- · Parameter McuClkMux5Div0 En
- · Parameter McuClkMux5Div0\_Divisor
- · Parameter McuClockMux5Divider0 Frequency
- · Container McuCgm0ClockMux6
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux6 Source
- · Parameter McuClkMux6Div0 En
- · Parameter McuClkMux6Div0\_Divisor
- · Parameter McuClockMux6Divider0 Frequency
- · Container McuCgm0ClockMux7
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux7\_Source
- · Parameter McuClockMux7 Frequency

- · Container McuCgm0ClockMux8
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux8 Source
- · Parameter McuClockMux8\_Frequency
- · Container McuCgm0ClockMux9
- Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux9 Source
- · Parameter McuClkMux9Div0 En
- · Parameter McuClkMux9Div0 Divisor
- · Parameter McuClockMux9Divider0\_Frequency
- · Container McuCgm0ClockMux10
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux10 Source
- · Parameter McuClkMux10Div0 En
- · Parameter McuClkMux10Div0 Divisor
- · Parameter McuClockMux10Divider0\_Frequency
- · Container McuCgm0ClockMux11
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux11 Source
- · Parameter McuClockMux11\_Frequency
- · Container McuCgm0ClockMux12
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux12 Source
- · Parameter McuClkMux12Div0\_En
- · Parameter McuClkMux12Div0 Divisor
- · Parameter McuClockMux12Divider0\_Frequency
- · Container McuCgm0ClockMux14
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux14 Source
- · Parameter McuClkMux14Div0 En
- · Parameter McuClkMux14Div0 Divisor
- · Parameter McuClockMux14Divider0 Frequency
- · Container McuCgm0ClockMux15
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux15 Source
- · Parameter McuClockMux15\_Frequency
- · Parameter McuClkMux15Div0 En
- · Parameter McuClkMux15Div0 Divisor
- · Parameter McuClockMux15Divider0 Frequency
- · Container McuCgm0ClockMux16
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux16 Source
- · Parameter McuClockMux16 Frequency
- · Container McuCgm1SettingConfig
- · Parameter McuPCSStepDuration
- · Parameter McuPCSSwitchDuration
- · Container McuCgm1PcsConfig

- · Parameter McuClockPcfsUnderMcuControl
- · Parameter McuPCS Name
- · Parameter McuPCS SourceFrequency
- · Parameter McuPCS\_MaxAllowableDynamicIDD
- · Container McuCgm1ClockMux0
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux0 Source
- · Parameter McuClockMux0\_Frequency
- · Container McuCgm2SettingConfig
- · Parameter McuPCSStepDuration
- · Parameter McuPCSSwitchDuration
- · Container McuCgm2PcsConfig
- · Parameter McuClockPcfsUnderMcuControl
- · Parameter McuPCS\_Name
- · Parameter McuPCS SourceFrequency
- $\cdot \ \ Parameter \ McuPCS\_MaxAllowableDynamicIDD$
- · Container McuCgm2ClockMux0
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux0 Source
- · Parameter McuClockMux0\_Frequency
- · Parameter McuClkMux0Div0 En
- · Parameter McuClkMux0Div0 Divisor
- · Parameter McuClockMux0Divider0 Frequency
- · Container McuCgm2ClockMux1
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux1\_Source
- · Parameter McuClockMux1 Frequency
- · Parameter McuClkMux1Div0 En
- · Parameter McuClkMux1Div0 Divisor
- · Parameter McuClockMux1Divider0\_Frequency
- · Container McuGENCTRL1 EMAC0
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuGENCTRL1 EMAC0 Source
- · Parameter McuGENCTRL1\_EMAC0\_Frequency
- · Container McuGENCTRL1 EMAC1
- $\cdot \ \ Parameter \ McuClockMuxUnderMcuControl$
- · Parameter McuGENCTRL1 EMAC1 Source
- · Parameter McuGENCTRL1\_EMAC1\_Frequency
- · Container McuGENCTRL1 EMAC2
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuGENCTRL1 EMAC2 Source
- · Parameter McuGENCTRL1\_EMAC2\_Frequency
- · Container McuCgm2ClockMux2
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux2 Source
- · Parameter McuClkMux2Div0 En
- · Parameter McuClkMux2Div0 Divisor

- · Parameter McuClockMux2Divider0 Frequency
- · Container McuCgm2ClockMux3
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux3 Source
- · Parameter McuClockMux3 Frequency
- · Parameter McuClkMux3Div0 En
- · Parameter McuClkMux3Div0\_Divisor
- · Parameter McuClockMux3Divider0\_Frequency
- · Container McuCgm2ClockMux4
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux4 Source
- · Parameter McuClockMux4\_Frequency
- · Parameter McuClkMux4Div0 En
- · Parameter McuClkMux4Div0\_Divisor
- · Parameter McuClockMux4Divider0\_Frequency
- · Container McuCgm2ClockMux5
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux5\_Source
- · Parameter McuClockMux5\_Frequency
- · Container McuCgm2ClockMux6
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux6 Source
- · Parameter McuClockMux6 Frequency
- · Container McuCgm2ClockMux7
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux7\_Source
- · Parameter McuClockMux7 Frequency
- · Parameter McuClkMux7Div0 En
- · Parameter McuClkMux7Div0 Divisor
- · Parameter McuClockMux7Divider0\_Frequency
- · Container McuCgm2ClockMux8
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux8 Source
- · Parameter McuClockMux8\_Frequency
- · Parameter McuClkMux8Div0 En
- · Parameter McuClkMux8Div0\_Divisor
- · Parameter McuClockMux8Divider0 Frequency
- · Container McuCgm2ClockMux9
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux9 Source
- · Parameter McuClockMux9 Frequency
- · Parameter McuClkMux9Div0 En
- · Parameter McuClkMux9Div0 Divisor
- · Parameter McuClockMux9Divider0 Frequency
- · Container McuCgm5SettingConfig
- · Container McuCgm5ClockMux0
- · Parameter McuClockMuxUnderMcuControl

- · Parameter McuClkMux0 Source
- · Parameter McuClockMux0\_Frequency
- · Container McuCgm6SettingConfig
- · Container McuCgm6ClockMux0
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux0 Source
- · Parameter McuClkMux0Div0 En
- · Parameter McuClkMux0Div0 Divisor
- · Parameter McuClockMux0Divider0\_Frequency
- · Container McuCgm6ClockMux1
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux1 Source
- · Parameter McuClkMux1Div0 En
- · Parameter McuClkMux1Div0 Divisor
- · Parameter McuClockMux1Divider0\_Frequency
- · Container McuCgm6ClockMux2
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux2\_Source
- · Parameter McuClockMux2 Frequency
- · Container McuCgm6ClockMux3
- · Parameter McuClockMuxUnderMcuControl
- · Parameter McuClkMux3 Source
- · Parameter McuClockMux3 Frequency
- · Parameter McuClkMux3Div0\_En
- · Parameter McuClkMux3Div0 Divisor
- · Parameter McuClockMux3Divider0\_Frequency
- · Container McuRtcClockSelect
- $\cdot \ \ Parameter \ McuClockMuxUnderMcuControl$
- · Parameter McuRtc Source
- · Parameter McuRtc\_Frequency
- · Container McuPll 0
- · Parameter McuPLLUnderMcuControl
- · Parameter McuPLLEnabled
- · Parameter McuPllClockSelection
- · Container McuPll Configuration
- · Parameter McuPllDvRdiv
- · Parameter McuPllDvMfi
- · Parameter McuPllFmSscgbyp
- · Parameter McuPllFmSpreadctl
- · Parameter McuPllFmStepSize
- · Parameter McuPllFmStepNo
- · Parameter McuPllFdFmod
- · Parameter McuPllFdMdp
- · Parameter McuPllFdEmdp
- · Parameter McuPllFdMfn
- · Parameter McuPllFdSdmen
- · Parameter McuPllOdiv0 En

- · Parameter McuPllOdiv0 Div
- · Parameter McuPllOdiv1 En
- · Parameter McuPllOdiv1\_Div
- · Container McuPll\_Parameter
- · Parameter PLL PHI0 Frequency
- · Parameter PLL\_PHI1\_Frequency
- · Parameter PLL VCO Frequency
- · Container McuCoreDfs
- · Container McuDfs 1
- · Parameter McuDFSUnderMcuControl
- · Parameter McuDFSPort\_En
- · Parameter McuDFSPortMfi
- · Parameter McuDFSPortMfn
- · Parameter DFS\_CLK\_Frequency
- · Container McuDfs 2
- · Parameter McuDFSUnderMcuControl
- · Parameter McuDFSPort En
- · Parameter McuDFSPortMfi
- · Parameter McuDFSPortMfn
- · Parameter DFS\_CLK\_Frequency
- · Container McuDfs\_3
- · Parameter McuDFSUnderMcuControl
- · Parameter McuDFSPort En
- · Parameter McuDFSPortMfi
- · Parameter McuDFSPortMfn
- · Parameter DFS\_CLK\_Frequency
- · Container McuDfs 4
- · Parameter McuDFSUnderMcuControl
- · Parameter McuDFSPort En
- $\cdot$  Parameter McuDFSPortMfi
- $\cdot \ \ Parameter \ McuDFSPortMfn$
- · Parameter DFS\_CLK\_Frequency
- · Container McuDfs 5
- · Parameter McuDFSUnderMcuControl
- · Parameter McuDFSPort En
- · Parameter McuDFSPortMfi
- · Parameter McuDFSPortMfn
- · Parameter DFS\_CLK\_Frequency
- · Container McuDfs 6
- · Parameter McuDFSUnderMcuControl
- · Parameter McuDFSPort En
- · Parameter McuDFSPortMfi
- · Parameter McuDFSPortMfn
- · Parameter DFS\_CLK\_Frequency
- · Container McuPll 1
- $\cdot \ \ Parameter \ McuPLLUnder McuControl$
- · Parameter McuPLLEnabled

- · Parameter McuPllClockSelection
- · Container McuPll Configuration
- · Parameter McuPllDvRdiv
- · Parameter McuPllDvMfi
- · Parameter McuPllFdMfn
- · Parameter McuPllFdSdmen
- · Parameter McuPllOdiv0\_En
- · Parameter McuPllOdiv0\_Div
- · Parameter McuPllOdiv1 En
- · Parameter McuPllOdiv1 Div
- · Parameter McuPllOdiv2 En
- · Parameter McuPllOdiv2\_Div
- · Parameter McuPllOdiv3 En
- · Parameter McuPllOdiv3 Div
- · Parameter McuPllOdiv4 En
- · Parameter McuPllOdiv4\_Div
- · Parameter McuPllOdiv5 En
- · Parameter McuPllOdiv5\_Div
- · Parameter McuPllOdiv6\_En
- · Parameter McuPllOdiv6\_Div
- · Parameter McuPllOdiv7 En
- · Parameter McuPllOdiv7 Div
- · Container McuPll Parameter
- · Parameter PLL\_PHI0\_Frequency
- · Parameter PLL\_PHI1\_Frequency
- · Parameter PLL\_PHI2\_Frequency
- · Parameter PLL\_PHI3\_Frequency
- · Parameter PLL\_PHI4\_Frequency
- · Parameter PLL\_PHI5\_Frequency
- $\cdot \ \ Parameter \ PLL\_PHI6\_Frequency$
- · Parameter PLL\_PHI7\_Frequency
- · Parameter PLL\_VCO\_Frequency
- · Container McuPeriphDfs
- · Container McuDfs\_1
- · Parameter McuDFSUnderMcuControl
- · Parameter McuDFSPort\_En
- · Parameter McuDFSPortMfi
- · Parameter McuDFSPortMfn
- · Parameter DFS\_CLK\_Frequency
- · Container McuDfs 2
- · Parameter McuDFSUnderMcuControl
- · Parameter McuDFSPort En
- · Parameter McuDFSPortMfi
- · Parameter McuDFSPortMfn
- · Parameter DFS\_CLK\_Frequency
- · Container McuDfs 3
- · Parameter McuDFSUnderMcuControl

- · Parameter McuDFSPort En
- · Parameter McuDFSPortMfi
- · Parameter McuDFSPortMfn
- · Parameter DFS\_CLK\_Frequency
- · Container McuDfs 4
- · Parameter McuDFSUnderMcuControl
- · Parameter McuDFSPort En
- · Parameter McuDFSPortMfi
- Parameter McuDFSPortMfn
- · Parameter DFS\_CLK\_Frequency
- · Container McuDfs\_5
- · Parameter McuDFSUnderMcuControl
- · Parameter McuDFSPort En
- · Parameter McuDFSPortMfi
- · Parameter McuDFSPortMfn
- · Parameter DFS\_CLK\_Frequency
- · Container McuDfs\_6
- · Parameter McuDFSUnderMcuControl
- · Parameter McuDFSPort En
- · Parameter McuDFSPortMfi
- · Parameter McuDFSPortMfn
- · Parameter DFS CLK Frequency
- · Container McuPll 2
- · Parameter McuPLLUnderMcuControl
- · Parameter McuPLLEnabled
- · Parameter McuPllClockSelection
- · Container McuPll Configuration
- · Parameter McuPllDvRdiv
- · Parameter McuPllDvMfi
- · Parameter McuPllFmSscgbyp
- · Parameter McuPllFmSpreadctl
- · Parameter McuPllFmStepSize
- · Parameter McuPllFmStepNo
- · Parameter McuPllFdFmod
- · Parameter McuPllFdMdp
- · Parameter McuPllFdEmdp
- · Parameter McuPllFdMfn
- · Parameter McuPllFdSdmen
- · Parameter McuPllOdiv0 En
- · Parameter McuPllOdiv0 Div
- · Parameter McuPllOdiv1 En
- · Parameter McuPllOdiv1\_Div
- · Container McuPll Parameter
- · Parameter PLL\_PHI0\_Frequency
- Parameter PLL PHI1 Frequency
- · Parameter PLL\_VCO\_Frequency
- · Container McuPll 3

- · Parameter McuPLLUnderMcuControl
- · Parameter McuPLLEnabled
- · Parameter McuPllClockSelection
- · Container McuPll Configuration
- · Parameter McuPllDvRdiv
- · Parameter McuPllDvMfi
- · Parameter McuPllFmSscgbyp
- · Parameter McuPllFmSpreadctl
- · Parameter McuPllFmStepSize
- · Parameter McuPllFmStepNo
- · Parameter McuPllFdFmod
- · Parameter McuPllFdMdp
- · Parameter McuPllFdEmdp
- · Parameter McuPllFdMfn
- · Parameter McuPllFdSdmen
- · Parameter McuPllOdiv0 En
- · Parameter McuPllOdiv0 Div
- · Container McuPll\_Parameter
- · Parameter PLL PHI0 Frequency
- · Parameter PLL\_VCO\_Frequency
- · Container McuClkMonitor
- · Parameter McuClockMonitorUnderMcuControl
- · Parameter McuClkMonitorEn
- · Parameter McuCmuName
- · Parameter McuAsyncFHHInterruptEn
- $\cdot$  Parameter McuAsyncFLLInterruptEn
- · Parameter McuSyncFHHInterruptEn
- $\cdot \ \ Parameter \ McuSyncFLLInterruptEn$
- · Container McuClockReferencePoint
- · Parameter McuClockReferencePointFrequency
- · Parameter McuClockFrequencySelect
- \* Container McuDemEventParameterRefs
  - · Reference MCU\_E\_TIMEOUT\_FAILURE
  - · Reference MCU\_E\_INVALIDFXOSC\_CONFIG
  - · Reference MCU E CLOCKMUXSWITCH FAILURE
  - $\cdot \ \ \text{Reference MCU\_E\_CLOCK\_FAILURE}$
- \* Container McuModeSettingConf
  - · Parameter McuMode
  - · Parameter McuPowerMode
  - · Parameter McuMainCoreSelect
  - · Parameter McuEnableSleepOnExit
  - · Container McuPartitionConfiguration
  - · Container McuPartition0Config
  - · Parameter McuPartitionUnderMcuControl
  - · Parameter McuPartitionPowerUnderMcuControl
  - · Parameter McuPrtnCofb0UnderMcuControl
  - · Parameter McuPrstCofb0UnderMcuControl

- · Parameter McuPartitionClockEnable
- · Parameter McuPartitionResetEnable
- · Container McuCore0Configuration
- · Parameter McuCoreUnderMcuControl
- · Parameter McuCoreClockEnable
- $\cdot \ \ Parameter \ McuCoreResetEnable$
- · Parameter McuCoreBootAddress
- · Parameter McuCoreBootAddressLinkerSym
- · Container McuCore1Configuration
- · Parameter McuCoreUnderMcuControl
- · Parameter McuCoreClockEnable
- $\cdot$  Parameter McuCoreResetEnable
- · Parameter McuCoreBootAddress
- $\cdot \ \, Parameter \ \, McuCoreBootAddressLinkerSym$
- · Container McuCore2Configuration
- · Parameter McuCoreUnderMcuControl
- · Parameter McuCoreClockEnable
- $\cdot \ \ Parameter \ McuCoreResetEnable$
- · Parameter McuCoreBootAddress
- $\cdot \ \, Parameter \ \, McuCoreBootAddressLinkerSym$
- · Container McuCore4Configuration
- · Parameter McuCoreUnderMcuControl
- · Parameter McuCoreClockEnable
- $\cdot \ \ Parameter \ McuCoreResetEnable$
- · Parameter McuCoreBootAddress
- · Parameter McuCoreBootAddressLinkerSym
- · Container McuPartition1Config
- · Parameter McuPartitionUnderMcuControl
- · Parameter McuPartitionPowerUnderMcuControl
- · Parameter McuPrtnCofb0UnderMcuControl
- $\cdot \ \ Parameter \ McuPrstCofb0UnderMcuControl$
- · Parameter McuPartitionClockEnable
- · Parameter McuPartitionResetEnable
- · Container McuCore0Configuration
- · Parameter McuCoreUnderMcuControl
- $\cdot \ \ Parameter \ McuCoreClockEnable$
- · Parameter McuCoreResetEnable
- · Parameter McuCoreBootAddress
- · Parameter McuCoreBootAddressLinkerSym
- · Container McuCore1Configuration
- · Parameter McuCoreUnderMcuControl
- · Parameter McuCoreClockEnable
- · Parameter McuCoreResetEnable
- · Parameter McuCoreBootAddress
- Parameter McuCoreBootAddressLinkerSym
- · Container McuCore2Configuration
- · Parameter McuCoreUnderMcuControl

- · Parameter McuCoreClockEnable
- · Parameter McuCoreResetEnable
- · Parameter McuCoreBootAddress
- · Parameter McuCoreBootAddressLinkerSym
- · Container McuCore3Configuration
- · Parameter McuCoreUnderMcuControl
- · Parameter McuCoreClockEnable
- · Parameter McuCoreResetEnable
- · Parameter McuCoreBootAddress
- · Parameter McuCoreBootAddressLinkerSym
- · Container McuCore4Configuration
- · Parameter McuCoreUnderMcuControl
- · Parameter McuCoreClockEnable
- · Parameter McuCoreResetEnable
- · Parameter McuCoreBootAddress
- · Parameter McuCoreBootAddressLinkerSym
- · Container McuCore5Configuration
- $\cdot \ \ Parameter \ McuCoreUnderMcuControl$
- · Parameter McuCoreClockEnable
- · Parameter McuCoreResetEnable
- · Parameter McuCoreBootAddress
- $\cdot \ \, Parameter \ \, McuCoreBootAddressLinkerSym$
- · Container McuCore6Configuration
- $\cdot \ \ Parameter \ McuCoreUnderMcuControl$
- · Parameter McuCoreClockEnable
- $\cdot \ \ Parameter \ McuCoreResetEnable$
- · Parameter McuCoreBootAddress
- · Parameter McuCoreBootAddressLinkerSym
- · Container McuCore7Configuration
- $\cdot \ \ Parameter \ McuCoreUnderMcuControl$
- · Parameter McuCoreClockEnable
- · Parameter McuCoreResetEnable
- · Parameter McuCoreBootAddress
- · Parameter McuCoreBootAddressLinkerSym
- · Container McuPartition2Config
- $\cdot \ \ Parameter \ McuPartitionUnderMcuControl$
- · Parameter McuPartitionPowerUnderMcuControl
- · Parameter McuPrtnCofb0UnderMcuControl
- · Parameter McuPrstCofb0UnderMcuControl
- · Parameter McuPartitionClockEnable
- · Parameter McuPartitionResetEnable
- · Container McuPartition3Config
- · Parameter McuPartitionUnderMcuControl
- $\cdot \ \ Parameter \ McuPartitionPowerUnderMcuControl$
- · Parameter McuPrtnCofb0UnderMcuControl
- · Parameter McuPrstCofb0UnderMcuControl
- · Parameter McuPartitionClockEnable

- · Parameter McuPartitionResetEnable
- · Container McuPartition4Config
- · Parameter McuPartitionUnderMcuControl
- · Parameter McuPartitionPowerUnderMcuControl
- · Parameter McuPartitionClockEnable
- · Parameter McuPartitionResetEnable
- · Container McuPartition5Config
- · Parameter McuPartitionUnderMcuControl
- · Parameter McuPartitionPowerUnderMcuControl
- · Parameter McuPartitionClockEnable
- · Parameter McuPartitionResetEnable
- · Container McuPartition6Config
- · Parameter McuPartitionUnderMcuControl
- · Parameter McuPartitionPowerUnderMcuControl
- Parameter McuPartitionClockEnable
- · Parameter McuPartitionResetEnable
- · Container McuPartition7Config
- · Parameter McuPartitionUnderMcuControl
- · Parameter McuPartitionPowerUnderMcuControl
- · Parameter McuPartitionClockEnable
- · Parameter McuPartitionResetEnable
- · Container McuPeripheral
- · Parameter McuPeripheralName
- · Parameter McuModeEntrySlot
- · Parameter McuResetGenerationSlot
- · Parameter McuPeripheralClockEnable
- · Parameter McuPeripheralResetEnable
- \* Container McuRamSectorSettingConf
  - · Parameter McuRamSectorId
  - · Parameter McuRamDefaultValue
  - · Parameter McuRamSectionBaseAddress
  - · Parameter McuRamSectionSize
  - · Parameter McuRamSectionWriteSize
  - · Parameter McuRamSectionBaseAddrLinkerSym
  - · Parameter McuRamSectionSizeLinkerSym
- \* Container McuResetConfig
  - · Parameter McuResetType
  - $\cdot$  Parameter McuFuncResetEscThreshold
  - $\cdot \ \ Parameter \ McuDestResetEscThreshold$
  - · Container McuResetSourcesConfig
  - · Container McuEXR ResetSource
  - · Parameter McuDisableReset
  - · Container McuF FR 31 ResetSource
  - · Parameter McuDisableReset
- \* Container McuPowerControl
  - · Container McuPMC\_Config
  - · Parameter McuVDD FXOSCNonCriticalFlag

- · Parameter McuVDD ADC0NonCriticalFlag
- · Parameter McuVDD\_ADC1NonCriticalFlag
- · Parameter McuVDD TMUNonCriticalFlag
- · Parameter McuVDD EFUSENonCriticalFlag
- · Parameter McuVDD HV PLLNonCriticalFlag
- · Parameter McuVDD\_LV\_PLLNonCriticalFlag
- · Parameter McuVDD\_HV\_PLL\_DDR0NonCriticalFlag
- · Parameter McuVDD\_LV\_PLL\_DDR0NonCriticalFlag
- $\cdot \ \ Parameter \ McuVDD\_HV\_PLL\_AURNonCriticalFlag$
- $\cdot \ \ Parameter \ McuVDD\_LV\_PLL\_AURNonCriticalFlag$
- · Parameter McuVDD IO STBYNonCriticalFlag
- · Parameter McuVDD\_IO\_ANonCriticalFlag
- $\cdot$  Parameter McuVDD\_IO\_BNonCriticalFlag
- · Parameter McuVDD IO USBNonCriticalFlag
- · Parameter McuVDD\_HV\_PLL\_ACCNonCriticalFlag
- · Parameter McuVDD LV PLL ACCNonCriticalFlag
- · Parameter McuVDD\_IO\_SDHCNonCriticalFlag
- · Parameter McuVDD\_IO\_C\_GPIO4NonCriticalFlag
- $\cdot \ \ Parameter \ McuVDD\_IO\_B\_GPIO3NonCriticalFlag$
- $\cdot \ \ Parameter \ McuVDD\_IO\_B\_GPIO2NonCriticalFlag$
- $\cdot \ \ Parameter \ McuVDD\_IO\_A\_GPIO1NonCriticalFlag$
- · Parameter McuVDD IO GMAC1NonCriticalFlag
- · Parameter McuVDD\_IO\_GMAC0NonCriticalFlag
- · Parameter McuVDD IO CLKOUTNonCriticalFlag
- · Parameter McuVDD\_IO\_QSPINonCriticalFlag

#### 4.1 Module Mcu

Configuration of the MicroController Unit (MCU) module.

Included containers:

- McuGeneralConfiguration
- McuDebugConfiguration
- McuCoreControlConfiguration
- McuPublishedInformation
- CommonPublishedInformation
- McuModuleConfiguration

	Property	Value
	type	ECUC-MODULE-DEF
	lowerMultiplicity	1
NIND C	upperMultiplicity	1
NXP Semicon	ductors postBuildVariantSupport	true S32 MCU Driver
	supportedConfigVariants	VARIANT-POST-BUILD, VARIANT-PRE-COMPILE

## 4.2 Container McuGeneralConfiguration

This container contains the general configuration for the MCU driver.

Included subcontainers:

#### $\bullet \ \ McuControlledClocksConfiguration$

Property	Value	
type	ECUC-PARAM-CONF-CONTAINER-DEF	
lowerMultiplicity	1	
upperMultiplicity	1	
postBuildVariantMultiplicity	N/A	
multiplicityConfigClasses	N/A	

## 4.3 Parameter McuDevErrorDetect

Pre-processor switch for enabling the default error detection and reporting to the DET.

The switch McuDevErrorDetect shall switch the Default Error Tracer (Det) detection and notification ON or OFF.

The detection of default errors is configurable (ON/OFF) at precompile time.

#define MCU\_DEV\_ERROR\_DETECT (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueConnigCrasses	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

# 4.4 Parameter McuVersionInfoApi

Pre-processor switch to enable/disable the API to read out the modules version information.

#define MCU_VERSION_INFO_A	API (STD	ON)/(STD	OFF) will be	generated in Mcu	Cfg.h file.
----------------------------	----------	----------	--------------	------------------	-------------

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComingCrasses	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

## 4.5 Parameter McuGetRamStateApi

Pre-processor switch to enable/disable the API Mcu\_GetRamState.

#define MCU\_GET\_RAM\_STATE\_API (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
varueComigCiasses	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	false

## 4.6 Parameter McuInitClock

If this parameter is set to FALSE, the clock initialization has to be disabled from the MCU driver. This concept applies when there are some write once clock registers and a bootloader is present. If this parameter is set to TRUE, the MCU driver is responsible with the clock initialization.

#define MCU\_INIT\_CLOCK (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	true

#### 4.7 Parameter McuNoPll

This parameter shall be set True, if the H/W does not have a PLL or the PLL circuitry is enabled after the power on without S/W intervention. In this case MCU\_DistributePllClock has to be disabled and MCU\_GetPllStatus has to return MCU PLL STATUS UNDEFINED. Otherwise this parameters has to be set False.

#define MCU\_NO\_PLL (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
varueComingClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	false

#### 4.8 Parameter McuEnterLowPowerMode

If this parameter has been configured to 'TRUE', the function 'Mcu\_SetMode()' shall not be impacted and behave as specified.

If this parameter has been configured to 'FALSE', the function 'Mcu\_SetMode()' shall not perform the transition to any low power modes as are 'STOP' or 'HALT' or any other mode, where the core stops execution.

 $\# define\ MCU\_ENTER\_LOW\_POWER\_MODE\ (STD\_ON)/(STD\_OFF)\ will\ be\ generated\ in\ Mcu\_Cfg.h\ file.$ 

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
varueComingClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	false

#### 4.9 Parameter McuTimeout

This parameter represents the maximum number of loops for blocking functionality.

The maximum time needed for a MC\_ME transition from DRUN to DRUN with keeping PLL running is 3 ms.

Please take this into consideration when choosing the value for this parameter.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueConnigClasses	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	50000
max	4294967295
min	1

# ${\bf 4.10}\quad {\bf Parameter\ McuEnable UserMode Support}$

When this parameter is enabled, the MDL module will adapt to run from User Mode, with the following measures:

- a) configuring REG\_PROT for ABC1, ABC2 IPs so that the registers under protection can be accessed from user mode by setting UAA bit in REG\_PROT\_GCR to 1
- b) using 'call trusted function' stubs for all internal function calls that access registers requiring supervisor mode.
- c) other module specific measures

for more information, please see chapter 5.7 User Mode Support in IM

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueConnigClasses	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

# 4.11 Parameter McuPerformResetApi

Pre-processor switch to enable/disable the use the Mcu PerformReset() API.

OFF - Mcu\_PerformReset() API is not used.

ON - Mcu\_PerformReset() API is used.

#define MCU\_PERFORM\_RESET\_API (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varue Coming Classes	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

## 4.12 Parameter McuCalloutBeforePerformReset

Check this if you want a callout function, called by MCU right before Mcu\_PerformReset().

This parameter is available for configuration only if "McuPerformResetApi" is ON.

#define MCU\_RESET\_CALLOUT\_USED (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

## 4.13 Parameter McuPerformResetCallout

Function name of callout.

The field is editable only if "McuCalloutBeforePerformReset" is ON.

Property	Value
type	ECUC-FUNCTION-NAME-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	NULL_PTR

#### 4.14 Parameter McuCmuNotification

Function pointer to callback function.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FUNCTION-NAME-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	NULL_PTR

#### 4.15 Parameter McuAlternateResetIsrUsed

Check this if you have any reset source demoted to IRQ (i.e. at least one McuModuleConfiguration/McuResetConfig/\*/McuDisableReset = 'true').

 $\# define\ POWER\_IP\_RESET\_ALTERNATE\_ISR\_USED\ (STD\_ON)/(STD\_OFF)\ will\ be\ generated\ in\ Power\_Ip\_Cfg\_Defines.h\ file.$ 

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

## 4.16 Parameter McuCmuErrorIsrUsed

 $\label{lem:configuration} Check this if clock source failure notifications are enabled (i.e.\ McuModuleConfiguration/McuClockSrcFailureNotification = 'ENABLED').$ 

#define MCU\_CMU\_ERROR\_ISR\_USED (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

#### 4.17 Parameter McuErrorIsrNotification

Function name of callout. This function will be called by the error ISR.

Property	Value
type	ECUC-FUNCTION-NAME-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	NULL_PTR

# 4.18 Parameter McuDisableRgmInit

If this parameter is set to TRUE, the Reset Generation Module (MC\_RGM) initialization will be disabled in the MCU driver.

If this parameter is set to FALSE, the MCU driver is responsible for the Reset Generation Module (MC\_RGM) initialization.

#define MCU\_DISABLE\_RGM\_INIT (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	false

## 4.19 Parameter McuDisablePmcInit

If this parameter is set to TRUE, the Power Management Controller (PMC) initialization will be disabled in the MCU driver.

If this parameter is set to FALSE, the MCU driver is responsible for the Power Management Controller (PMC) initialization.

#define MCU DISABLE PMC INIT (STD ON)/(STD OFF) will be generated in Mcu Cfg.h file.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	false

## 4.20 Parameter McuDisableRamWaitStatesConfig

Check this if you want the SRAMC configuration to be bypassed.

If this is checked, the settings configured in McuRam(from McuClockSettingConfig) will not be used.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

# 4.21 Parameter McuPrepareMemoryConfig

Function name of a callout that will be called before and after configuring the SRAM controller. It will have a parameter that will specify if it is the entry or the exit point of the controllers configuration.

Property	Value
type	ECUC-FUNCTION-NAME-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	NULL_PTR

#### 4.22 Parameter McuTimeoutMethod

McuTimeoutMethod

Configures the timeout method.

Based on this selection a certain timeout method from OsIf will be used in the driver.

Note: If OSIF\_COUNTER\_SYSTEM or OSIF\_COUNTER\_CUSTOM are selected make sure the corresponding timer is enabled in OsIf General configuration.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	OSIF_COUNTER_DUMMY
literals	['OSIF_COUNTER_DUMMY', 'OSIF_COUNTER_SYSTEM', 'OSIF_← COUNTER_CUSTOM']

## 4.23 Parameter McuHardwareVersion

 ${\bf McuHardware Version}$ 

Configures the hardware version.

For S32G274:

Cut 1.0: PS32G274ABVUC 0N92V SBAB 1937C

Cut 2.0: PS32G274ABVUC 0P77B SBAA 2030A

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP

Property	Value
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	Rev2
literals	['Rev1', 'Rev2']

## 4.24 Parameter A53CoreFlavour

 ${\bf A53 Core Flavour}$ 

Configures the A53 CORE FLAVOUR.

1.0GHZ Core frequency

1.1GHZ Core frequency

1.3GHZ Core frequency

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	f1300MHz
literals	['f1000MHz', 'f1100MHz', 'f1300MHz']

## 4.25 Reference McuEcucPartitionRef

Maps the MCU driver to zero or multiple ECUC partitions to make the

modules API available in this partition.

Tags: atp.Status=draft

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-REFERENCE-DEF
origin	AUTOSAR_ECUC
lowerMultiplicity	0
upperMultiplicity	Infinite
postBuildVariantMultiplicity	true
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
multiplicity ComigClasses	VARIANT-POST-BUILD: PRE-COMPILE
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueConngClasses	VARIANT-POST-BUILD: PRE-COMPILE
${\it requires Symbolic Name Value}$	False
destination	/ AUTOSAR/EcucDefs/EcuC/EcucPartitionCollection/EcucPartition

# ${\bf 4.26}\quad {\bf Container\ McuControlled Clocks Configuration}$

This container contains pre-compile options for all the clock sources under MCU control.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.27 Parameter McuFxoscUnderMcuControl

Check this if FXOSC is under MCU control in any of the Mcu Clock Setting Configurations

(i.e. at least one McuClockSettingConfig/\*/McuFXOSC/McuFxoscUnderMcuControl = 'true').

 $\label{eq:control} \mbox{\#define MCU\_FXOSC\_UNDER\_MCU\_CONTROL (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h. file.}$ 

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	true

## 4.28 Parameter McuPll0UnderMcuControl

Check this if CorePLL is under MCU control in any of the Mcu Clock Setting Configurations

(i.e. at least one McuClockSettingConfig/\*/McuPll\_0/McuPLLUnderMcuControl = 'true').

#define MCU\_PLL0\_UNDER\_MCU\_CONTROL (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	true

44 S32 MCU Driver NXP Semiconductors

## 4.29 Parameter McuPll1UnderMcuControl

Check this if PeriphPLL is under MCU control in any of the Mcu Clock Setting Configurations

(i.e. at least one McuClockSettingConfig/\*/McuPll\_1/McuPLLUnderMcuControl = 'true').

#define MCU\_PLL1\_UNDER\_MCU\_CONTROL (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	true

## 4.30 Parameter McuPll2UnderMcuControl

Check this if PeriphPLL is under MCU control in any of the Mcu Clock Setting Configurations

(i.e. at least one McuClockSettingConfig/\*/McuPll\_2/McuPLLUnderMcuControl = 'true').

#define MCU\_PLL2\_UNDER\_MCU\_CONTROL (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	true

#### 4.31 Parameter McuPll3UnderMcuControl

Check this if PeriphPLL is under MCU control in any of the Mcu Clock Setting Configurations

(i.e. at least one McuClockSettingConfig/\*/McuPll\_3/McuPLLUnderMcuControl = 'true').

#define MCU\_PLL3\_UNDER\_MCU\_CONTROL (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	true

## 4.32 Parameter McuDfs0UnderMcuControl

Check this if CoreDFS is under MCU control in any of the Mcu Clock Setting Configurations

(i.e. at least one McuClockSettingConfig/\*/McuCoreDfs/McuDfs\_x/McuDFSUnderMcuControl = 'true').

#define MCU\_DFS0\_UNDER\_MCU\_CONTROL (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	true

## 4.33 Parameter McuDfs1UnderMcuControl

Check this if PeriphDFS is under MCU control in any of the Mcu Clock Setting Configurations

(i.e. at least one McuClockSettingConfig/\*/McuPeriphDfs/McuDfs\_x/McuDFSUnderMcuControl = 'true').

#define MCU\_DFS1\_UNDER\_MCU\_CONTROL (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	true

# 4.34 Container McuDebugConfiguration

This container contains option for non-ASR APIs used for debug or extra-implementation.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.35 Parameter McuDisableDemReportErrorStatus

Enable/Disable the API for reporting the Dem Error.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

# 4.36 Parameter McuGetSystemStateApi

 $Enable/Disable \ the \ API \ for \ System \ state \ information: \ Mcu\_GetSystem\_State().$ 

Information extracted from SSCM hw IP.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

## 4.37 Parameter McuGetPowerModeStateApi

Enable/Disable the API for MC\_ME state: Mcu\_GetPowerMode\_State().

Get information regarding current power mode, enabled clocks, etc (content of ME\_GS register).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

# 4.38 Parameter McuGetPowerDomainApi

Enable/Disable the API for MC\_PCU state: Mcu\_GetPowerDomain\_Status().

Get information from PCU\_STAT register.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

## 4.39 Parameter McuSscmGetMemConfigApi

Enable/Disable the API for Mcu\_SscmGetMemConfig().

Get information from  $SSCM\_MEMCONFIG$  register.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

# 4.40 Parameter McuSscmGetStatusApi

Enable/Disable the API for Mcu\_SscmGetStatus().

Get information from SSCM\_STATUS register.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

## 4.41 Parameter McuSscmGetUoptApi

Enable/Disable the API for Mcu\_SscmGetUopt().

Get information from SSCM\_UOPT register.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

# 4.42 Parameter McuGetMidrStructureApi

Enable/Disable the API for Mcu\_GetMidrStructure().

Get information from SIUL2 MIDRn registers.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

# 4.43 Parameter McuDisableCmuApi

Enable/Disable the API for disabling the clock monitoring unit.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

# 4.44 Parameter McuEmiosConfigureGprenApi

 ${\bf Enable/Disable\ the\ API\ for\ Mcu\_EmiosConfigureGpren()}.$ 

Changes the GPREN bit of the EMIOS\_MCR register of an addressed eMIOS instance.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

### 4.45 Parameter McuGetClockFrequencyApi

Enable/Disable the API for Mcu\_GetClockFrequency().

Return the frequency of a given clock.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

# 4.46 Container McuCoreControlConfiguration

This configuration holds global control over the partition specific core control features.

This container is implementation specific.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.47 Parameter McuCoreBootAddressControl

Global ENABLE / DISABLE of the code that writes the PRTNm\_COREn\_ADDR registers.

These registers give the boot addresses for the cores in their corresponding partitions.

If this check box is ON, the registers will be written during each Mcu\_SetMode() call.

#define MCU\_CONFIGURE\_CADDRN (STD\_ON)/(STD\_OFF) will be generated in Mcu\_Cfg.h file.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	false

#### 4.48 Container McuPublishedInformation

Container holding all MCU specific published information parameters.

Included subcontainers:

#### • McuResetReasonConf

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.49 Container McuResetReasonConf

This container contains the configuration for the different type of reset reason that can be retrieved from Mcu\_GetResetReason Api.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	Infinite
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE

#### 4.50 Parameter McuResetReason

The parameter represents the different type of reset that a Micro supports. This parameter is referenced by the parameter EcuMResetReason in the ECU State manager module.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	true
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	0
max	255
min	0

#### 4.51 Container CommonPublishedInformation

Common container, aggregated by all modules.

It contains published information about vendor and versions.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

# 4.52 Parameter ArReleaseMajorVersion

Major version number of AUTOSAR specification on which the appropriate implementation is based on.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
varueCollingClasses	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	4
max	4
min	4

### 4.53 Parameter ArReleaseMinorVersion

Minor version number of AUTOSAR specification on which the appropriate implementation is based on.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION

Property	Value
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	4
max	4
min	4

# 4.54 Parameter ArReleaseRevisionVersion

Revision version number of AUTOSAR specification on which the appropriate implementation is based on.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
varueComigCiasses	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	0
max	0
min	0

# 4.55 Parameter ModuleId

Module ID of this module from Module List.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION

Property	Value
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	101
max	101
min	101

# 4.56 Parameter SwMajorVersion

Major version number of the vendor specific implementation of the module. The numbering is vendor specific.

Note: Implementation Specific Parameter

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	4
max	4
min	4

# 4.57 Parameter SwMinorVersion

Minor version number of the vendor specific implementation of the module. The numbering is vendor specific.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

Property	Value
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	0
max	0
min	0

#### 4.58 Parameter SwPatchVersion

Patch level version number of the vendor specific implementation of the module. The numbering is vendor specific.

Note: Implementation Specific Parameter

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	0
max	0
min	0

# 4.59 Parameter VendorApiInfix

In driver modules which can be instantiated several times on a single ECU, BSW00347 requires that the name of APIs is extended by the VendorId and a vendor specific name.

This parameter is used to specify the vendor specific name. In total, the Implementation specific name is generated as follows:

E.g. assuming that the VendorId of the implementor is 123 and the implementer chose a VendorApiInfix of "v11r456" a api name

Can\_Write defined in the SWS will translate to Can\_123\_v11r456Write.

This parameter is mandatory for all modules with upper multiplicity >

1. It shall not be used for modules with upper multiplicity =1.

Property	Value
type	ECUC-STRING-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	

#### 4.60 Parameter VendorId

Vendor ID of the dedicated implementation of this module according to the AUTOSAR vendor list.

Note: Implementation Specific Parameter

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PUBLISHED-INFORMATION
	VARIANT-PRE-COMPILE: PUBLISHED-INFORMATION
defaultValue	43
max	43
min	43

# 4.61 Container McuModuleConfiguration

This container contains the configuration for the MCU driver.

Included subcontainers:

• McuClockSettingConfig

- McuDemEventParameterRefs
- $\bullet \quad McuModeSettingConf$
- McuRamSectorSettingConf
- McuResetConfig
- McuPowerControl

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.62 Parameter McuNumberOfMcuModes

This parameter shall represent the number of Modes available for the MCU (from "McuModeSettingConf" list).

CalculationFormula = Number of configured "McuModeSettingConf".

This parameter is not used.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1
max	255
min	1

#### 4.63 Parameter McuRamSectors

This parameter shall represent the number of RAM sectors available for the MCU (from "McuRamSectorSettingConf" list).

 $\label{eq:calculation} Calculation Formula = Number\ of\ configured\ "McuRamSectorSettingConf".$ 

This parameter is not used.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1
max	4294967295
min	0

# 4.64 Parameter McuResetSetting

This parameters applies to the function Mcu\_PerformReset(), which performs a microcontroller reset using the hardware feature of the microcontroller.

Note: This parameter is not used by the current Implementation.

Software Reset occurs when Mcu\_PerformReset() function is called.

This parameter is not used.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
martiplicity ComigCiasses	VARIANT-POST-BUILD: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	1
max	255
min	1

# 4.65 Parameter McuCrystalFrequencyHz

Crystal Frequency or External Reference Frequency [Hz].

For S32G2XX, the valid range is  $[20 \dots 40]$  MHz.

For S32R45, the valid value is 40 MHz.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	4.0E7
max	4.0E7
min	2.0E7

#### 4.66 Parameter

# ${\bf McuExternalPAD\_RTC\_EXT\_REF\_CLK\_FrequencyHz}$

RTC external reference clock (RTC\_EXT\_REF\_CLK) [Hz].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
varueConnigCrasses	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	4.8E7
max	2.0E8
min S	32. MCU Driver NX

64

#### 4.67 Parameter

# $McuExternalPAD\_FTM\_0\_EXT\_REF\_CLK\_FrequencyHz$

FTM0 external reference clock (FTM\_0\_EXT\_REF\_CLK) [Hz].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	2.0E7
max	2.0E7
min	0.0

# 4.68 Parameter

# ${\bf McuExternalPAD\_FTM\_1\_EXT\_REF\_CLK\_FrequencyHz}$

FTM1 external reference clock (FTM\_1\_EXT\_REF\_CLK) [Hz].

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	2.0E7
max	2.0E7
min	0.0

# 4.69 Parameter McuExternalPAD\_GMAC\_EXT\_TS\_CLK\_FrequencyHz

 $Ethernet\ timestamp\ clock\ (GMAC\_EXT\_TS\_CLK)\ Reference\ Frequency\ [Hz].$ 

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	2.0E8
max	2.0E8
min	5000000.0

#### 

Ethernet TX clock (GMAC\_0\_EXT\_TX\_CLK) Reference Frequency [Hz].

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	2500000.0

### 4.71 Parameter

# $McuExternal PAD\_GMAC\_0\_EXT\_RX\_CLK\_FrequencyHz$

 $Ethernet\ RX\ clock\ (GMAC\_0\_EXT\_RX\_CLK)\ Reference\ Frequency\ [Hz].$ 

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	2500000.0

# 4.72 Parameter

 $McuExternal PAD\_GMAC\_0\_EXT\_REF\_CLK\_FrequencyHz$ 

Ethernet RMII REF Clock (GMAC\_0\_EXT\_REF\_CLK) Reference Frequency [Hz].

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	5.0E7
max	5.0E7
min	0.0

# 4.73 Parameter McuExternalPAD\_GMAC\_1\_EXT\_TX\_CLK\_FrequencyHz

 $Ethernet\ TX\ clock\ (GMAC\_1\_EXT\_TX\_CLK)\ Reference\ Frequency\ [Hz].$ 

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	2500000.0

# 4.74 Parameter McuExternalPAD GMAC 1 EXT RX CLK FrequencyHz

 $\label{lem:exact_relation} \mbox{Ethernet RX clock (GMAC\_1\_EXT\_RX\_CLK) Reference Frequency [Hz]}.$ 

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	2500000.0

# 4.75 Parameter McuExternalPAD\_GMAC\_1\_EXT\_REF\_CLK\_FrequencyHz

Ethernet RMII REF Clock (GMAC\_1\_EXT\_REF\_CLK) Reference Frequency [Hz].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	5.0E7
max	5.0E7
min	0.0

#### 

Packet Forwarding Engine Ethernet Port 0 TX clock (PFE\_MAC\_0\_EXT\_TX\_CLK) Reference Frequency [Hz].

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	3.12E8
max	3.12E8
min	2500000.0

#### 

Packet Forwarding Engine Ethernet Port 0 RX clock (PFE\_MAC\_0\_EXT\_RX\_CLK) Reference Frequency [Hz].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	3.12E8
max	3.12E8
min	2500000.0

#### 

Packet Forwarding Engine Ethernet Port 0 RMII REF Clock (PFE\_MAC\_0\_EXT\_REF\_CLK) Reference Frequency [Hz].

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	5.0E7
max	5.0E7
min	0.0

#### 

Packet Forwarding Engine Ethernet Port 1 TX clock (PFE\_MAC\_1\_EXT\_TX\_CLK) Reference Frequency [Hz].

Note: This field is not used on S32R45 platforms.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	2500000.0

#### 

Packet Forwarding Engine Ethernet Port 1 RX clock (PFE\_MAC\_1\_EXT\_RX\_CLK) Reference Frequency [Hz].

Note: This field is not used on S32R45 platforms.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD

Property	Value
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	2500000.0

# 4.81 Parameter McuExternalPAD\_PFE\_MAC\_1\_EXT\_REF\_ $\leftarrow$ CLK\_FrequencyHz

Packet Forwarding Engine Ethernet Port 1 RMII REF Clock (PFE\_MAC\_1\_EXT\_REF\_CLK) Reference Frequency [Hz].

Note: This field is not used on S32R45 platforms.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	5.0E7
max	5.0E7
min	0.0

#### 

Packet Forwarding Engine Ethernet Port 2 TX clock (PFE\_MAC\_2\_EXT\_TX\_CLK) Reference Frequency [Hz].

Note: This field is not used on S32R45 platforms.

Property	Value
type	ECUC-FLOAT-PARAM-DEF

Property	Value
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	2500000.0

#### 

Packet Forwarding Engine Ethernet Port 2 RX clock (PFE\_MAC\_2\_EXT\_RX\_CLK) Reference Frequency [Hz].

Note: This field is not used on S32R45 platforms.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	2500000.0

#### 

Packet Forwarding Engine Ethernet Port 2 RMII REF Clock (PFE\_MAC\_2\_EXT\_REF\_CLK) Reference Frequency [Hz].

Note: This field is not used on S32R45 platforms.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	5.0E7
max	5.0E7
min	0.0

# 4.85 Parameter

 $McuInternalPAD\_SERDES\_0\_LANE\_0\_TX\_FrequencyHz$ 

SerDes 0 Lane 0 TX Reference Frequency [Hz].

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE

Property	Value
defaultValue	1.25E8
max	1.25E8
min	1.0E8

### 4.86 Parameter

### McuInternalPAD\_SERDES\_0\_LANE\_0\_CDR\_FrequencyHz

SerDes 0 Lane 0 CDR (Clock and Data Recovery) Reference Frequency [Hz].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	1.0E8

### 4.87 Parameter

 $McuInternalPAD\_SERDES\_0\_LANE\_1\_TX\_FrequencyHz$ 

SerDes 0 Lane 1 TX Reference Frequency [Hz].

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A

Property	Value
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	1.0E8

#### 4.88 Parameter

# $McuInternalPAD\_SERDES\_0\_LANE\_1\_CDR\_FrequencyHz$

SerDes 0 Lane 1 CDR (Clock and Data Recovery) Reference Frequency [Hz].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	1.0E8

#### 4.89 Parameter

# $McuInternalPAD\_SERDES\_1\_LANE\_0\_TX\_FrequencyHz$

SerDes 1 Lane 0 TX Reference Frequency [Hz].

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP

Property	Value
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	1.0E8

### 4.90 Parameter

# $McuInternalPAD\_SERDES\_1\_LANE\_0\_CDR\_FrequencyHz$

SerDes 1 Lane 0 CDR (Clock and Data Recovery) Reference Frequency [Hz].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	1.0E8

# 4.91 Parameter

 $McuInternalPAD\_SERDES\_1\_LANE\_1\_TX\_FrequencyHz$ 

SerDes 1 Lane 1 TX Reference Frequency [Hz].

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	1.0E8

# 4.92 Parameter McuInternalPAD\_SERDES\_1\_LANE\_1\_CDR\_FrequencyHz

SerDes 1 Lane 1 CDR (Clock and Data Recovery) Reference Frequency [Hz].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	1.0E8

### 4.93 Parameter

 $McuInternalPAD\_SERDES\_0\_XPCS\_0\_TX\_FrequencyHz$ 

SerDes 0 Xpcs 0 TX Reference Frequency [Hz].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	1.0E8

#### 

SerDes 0 Xpcs 0 CDR (Clock and Data Recovery) Reference Frequency [Hz].

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	1.0E8

# 4.95 Parameter McuInternalPAD\_SERDES\_0\_XPCS\_1\_TX\_FrequencyHz

SerDes 0 Xpcs 1 TX Reference Frequency [Hz].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	1.0E8

# 4.96 Parameter

 $McuInternal PAD\_SERDES\_0\_XPCS\_1\_CDR\_Frequency Hz$ 

SerDes 0 Xpcs 1 CDR (Clock and Data Recovery) Reference Frequency [Hz].

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	1.0E8

# 4.97 Parameter McuInternalPAD\_SERDES\_1\_XPCS\_0\_TX\_FrequencyHz

SerDes 1 Xpcs 0 TX Reference Frequency [Hz].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
varueCollingClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	1.0E8

# 4.98 Parameter McuInternalPAD\_SERDES\_1\_XPCS\_0\_CDR\_FrequencyHz

SerDes 1 Xpcs 0 CDR (Clock and Data Recovery) Reference Frequency [Hz].

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
varueConnigCrasses	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	1.0E8

# 4.99 Parameter McuInternalPAD\_SERDES\_1\_XPCS\_1\_TX\_FrequencyHz

SerDes 1 Xpcs 1 TX Reference Frequency [Hz].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	1.0E8

# 4.100 Parameter

 ${\bf McuInternalPAD\_SERDES\_1\_XPCS\_1\_CDR\_FrequencyHz}$ 

SerDes 1 Xpcs 1 CDR (Clock and Data Recovery) Reference Frequency [Hz].

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	1.25E8
max	1.25E8
min	1.0E8

#### 4.101 Parameter McuClockSrcFailureNotification

Enables/Disables clock failure notification.

In case this feature is not supported by HW the setting should be disabled.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
	VARIANT-PRE-COMPILE: PRE-COMPILE
defaultValue	DISABLED
literals	['ENABLED', 'DISABLED']

# 4.102 Container McuClockSettingConfig

This container contains the configuration for the Clock settings of the MCU. Included subcontainers:

- McuFXOSC
- McuCgm0SettingConfig
- McuCgm1SettingConfig
- McuCgm2SettingConfig
- $\bullet \quad McuCgm5SettingConfig\\$
- McuCgm6SettingConfig
- McuRtcClockSelect
- McuPll\_0
- McuCoreDfs
- McuPll\_1
- McuPeriphDfs
- McuPll\_2
- $McuPll_3$
- McuClkMonitor
- McuClockReferencePoint

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	Infinite
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE

# 4.103 Parameter McuClockSettingId

The Id of this McuClockSettingConfig to be used as argument for the API call Mcu\_InitClock().

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	true
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	0
max	255
min	0

### 4.104 Container McuFXOSC

This container contains the specific configuration of the MCU FXOSC (External Oscillator) configuration.

Note: Implementation Specific Container.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A 32 MCU Driver N
multiplicityConfigClasses	N/A

#### 4.105 Parameter McuFxoscUnderMcuControl

Set this to TRUE if FXOSC is under MCU control

If it is FALSE then the MCU driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

#### 4.106 Parameter McuFxoscPowerDownCtr

Crystal oscillator power-down control:

Checked - Crystal oscillator is switched ON.

Unchecked - Crystal oscillator is switched OFF.

Configure the  $FXOSC\_CTRL[OSCON]$  field.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
ct@faultValue S	32 MCU Driver

# 4.107 Parameter McuFxoscByPass

Crystal Oscillator Bypass.

This bit specifies whether the oscillator should be bypassed or not.

0 - Internal oscillator not bypassed.

1 - Internal oscillator bypassed.

Configure the FXOSC\_CTRL[OSC\_BYP] field.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.108 Parameter McuFxoscMainComparator

Power down signal for main comparator.

This field should be 1 when external crystal is used, and 0 when FXOSC is in Single-Input Bypass Mode (i.e.  $FXOSC\_CTRL[OSC\_BYP] = 1$ ).

- 0 Comparator disabled.
- 1 Comparator enabled.

Configure the FXOSC\_CTRL[COMP\_EN] field.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false

Property	Value
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

#### Parameter McuFxoscCounter 4.109

When the internal counter reaches this value, the oscillator is stable.

These bits specify the "end of count value" to be used for comparison by the

oscillator stabilization counter after reset or whenever it is switched on.

The counter is kept under reset if operating in Single-Input Bypass Mode (i.e. FXOSC\_CTRL[OSC\_BYP] = 1).

EOCV value is always 1ms in Differential Bypass mode.

Note: Please ensure that the internal counter is running for at least the stabilization

time of the crystal as given in the Data Sheet.

To calculate EOCV from startup time (of crystal), use the following formula:

EOCV (in decimal) = (Stabilization time in ns) / (4 \* 128 \* Time period of clock in ns)

Configure the FXOSC\_CTRL[EOCV] field.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	157
max	255
ctorin S32 MCU Driver	

#### 4.110 Parameter McuFxoscOverdriveProtection

Crystal overdrive protection.

This value decides the trans-conductance applied by the FXOSC amplifier,

and it will depend on crystal specification.

FXOSC will not function when this field is 0 (0 trans-conductance).

In Differential Bypass Mode, this field must be set to 1.

Configure the  $FXOSC\_CTRL[GM\_SEL]$  field.

Note: FXOSC will not function when this field is set to 0 (0 trans-conductance).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	12
max	15
min	0

# 4.111 Parameter McuFXOSC\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1

Property	Value
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	4.0E7
min	0.0

#### Container McuCgm0SettingConfig 4.112

This container contains the configuration for the CGM\_0 settings of the MCU.

Included subcontainers:

- McuCgm0PcsConfig
- McuCgm0ClockMux0
- $\bullet \quad McuCgm0ClockMux1 \\$
- $\bullet \quad McuCgm0ClockMux2 \\$
- McuCgm0ClockMux3
- McuCgm0ClockMux4
- $\bullet \quad McuCgm0ClockMux5 \\$
- McuCgm0ClockMux6
- $\bullet \quad McuCgm0ClockMux7 \\$
- $\bullet \quad McuCgm0ClockMux8 \\$
- $\bullet \quad McuCgm0ClockMux9$
- $\bullet \quad McuCgm0ClockMux10 \\$
- McuCgm0ClockMux11
- $\bullet \quad McuCgm0ClockMux12 \\$
- McuCgm0ClockMux14
- McuCgm0ClockMux15
- $\bullet \quad McuCgm0ClockMux16 \\$

	Property	Value
	type	ECUC-PARAM-CONF-CONTAINER-DEF
	lowerMultiplicity	1
NXP Semiconduc	upperMultiplicity sors S3	1 2 MCU Driver
	postBuildVariantMultiplicity	N/A
	multiplicityConfigClasses	N/A

## 4.113 Parameter McuPCSStepDuration

The value provided specifies the number of microseconds per step (i.e. the duration of a step, given in microseconds).

If more time is needed for the power supply to come to full load, this value should be increased.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	100
min	1

## 4.114 Parameter McuPCSSwitchDuration

 $\mbox{MC\_CGM\_PCFS\_SDUR}$  register configuration.

The value provided defines the duration of one PCS clock switch step in terms of 48MHz FIRC cycles.

Note: This field must not be manually modified.

Note: Implementation Specific Parameter.

ECUC-INTEGER-PARAM-DEF NXP false
falso
10150
1
1
N/A
N/A
true
VARIANT-PRE-COMPILE: PRE-COMPILE
VARIANT-POST-BUILD: POST-BUILD
48
65535 <b>32 MCU Driver</b> NX

P Semiconductors

## 4.115 Container McuCgm0PcsConfig

This register defines the rate of frequency change and initial change value for the progressive system clock switching when switching the system clock source to or from the FXOSC\_CLK on ramp-up and ramp-down, respectively.

Note: Implementation Specific Container.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	Infinite
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE

## 4.116 Parameter McuClockPcfsUnderMcuControl

Set this to TRUE if this clock PCFS is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.117 Parameter McuPCS\_Name

This is the name of the PCFS module.

PCFS\_x corresponds to clock\_src\_x.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	PCFS_12
literals	['PCFS_12']

# 4.118 Parameter McuPCS\_SourceFrequency

This is the frequency of the input clock source (i.e. the frequency of clk\_src\_x).

Note: This field must not be manually modified.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	2.0E9
min	0.0

### 4.119 Parameter McuPCS MaxAllowableDynamicIDD

This value defines the maximum allowable change in current (IDD) per microsecond.

It depends on the application and on the power supply (how much current can it deliver rapidly).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueConnigCrasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	50.0
max	150.0
min	0.0

## 4.120 Container McuCgm0ClockMux0

This container enables and selects the configuration clocks for

XBAR\_2X\_CLK,

XBAR CLK (always equal to XBAR 2X CLK / 2),

XBAR\_DIV2\_CLK (always equal XBAR\_2X\_CLK / 4),

XBAR\_DIV4\_CLK (always equal XBAR\_2X\_CLK / 8),

XBAR\_DIV3\_CLK (always equal XBAR\_2X\_CLK / 6),

XBAR\_DIV6\_CLK (always equal XBAR\_2X\_CLK / 12),

LBIST\_CLK,

DAPB CLK.

Note: Implementation Specific Parameter.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.121 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.122 Parameter McuClkMux0\_Source

Clock Mux 0 Source Selection.

Sets the MC\_CGM\_0\_MUX\_0\_CSC[SELCTL] field register.

 $MC\_CGM\_0\_MUX\_0\_CSC[SELCTL]$  - This field selects the source clock for Clock Mux 0.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP

Property	Value
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'CORE_PLL_DFS1_CLK']

## 4.123 Parameter McuClockMux0\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	8.0E8
min	4.8E7

# ${\bf 4.124} \quad {\bf Parameter} \ {\bf McuClkMux0Div0\_En}$

Clock Mux 0 Divider enable.

This field enables the Clock Divider for LBIST\_CLK.

Sets the MC\_CGM\_0\_MUX\_0\_DC\_0[DE] field register.

0 - Divider is disabled

#### 1 - Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the MC\_CGM\_0\_MUX\_0\_DC\_0[DIV] and MC\_CGM\_0\_MUX\_0\_DC\_0[PHASE] fields is ignored and the LBIST\_CLK clock remains disabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

#### Parameter McuClkMux0Div0\_Divisor 4.125

Clock Mux 0 Division value.

Sets the  $MC\_CGM\_0\_MUX\_0\_DC\_0[DIV]$  field register.

MC CGM 0 MUX 0 DC 0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux0Div0\_En is true.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0 32-MCU Driver NX
max	255 NA
min	0

P Semiconductors

## 4.126 Parameter McuClockMux0Divider0\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	5.0E7
min	0.0

## 4.127 Parameter McuClkMux0Div1\_En

Clock Mux 0 Divider enable.

This field enables the Clock Divider for DAPB\_CLK.

Sets the MC\_CGM\_0\_MUX\_0\_DC\_1[DE] field register.

valueConfigClasses

- 0 Divider is disabled
- 1 Divider is enabled

NXP Semicondu

If it is set to 0 (Divider 0 is disabled), any write access to the MC\_CGM\_0\_MUX\_0\_DC\_1[DIV] fields is ignored and the DAPB\_CLK clock remains disabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
ctprstBuildVariantValue S	32:1MCU Driver

VARIANT-PRE-COMPILE: PRE-COMPILE

VARIANT POST BIIII D. POST BIIII D

97

## 4.128 Parameter McuClkMux0Div1\_Divisor

Clock Mux 0 Division value.

Sets the MC\_CGM\_0\_MUX\_0\_DC\_1[DIV] field register.

 $MC\_CGM\_0\_MUX\_0\_DC\_1[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux0Div1\_En is true.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	5
max	255
min	0

# ${\bf 4.129 \quad Parameter \ McuClock Mux0Divider1\_Frequency}$

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	8000000.0
max	1.334E8
min	0.0

# 4.130 Container McuCgm0ClockMux1

This container enables and selects the configuration clocks

for CLKOUT0.

Note: Implementation Specific Parameter.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.131 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false

Property	Value
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.132 Parameter McuClkMux1\_Source

Clock Mux 1 Source Selection.

Sets the MC\_CGM\_0\_MUX\_1\_CSC[SELCTL] field register.

 $MC\_CGM\_0\_MUX\_1\_CSC[SELCTL]$  - This field selects the source clock for Clock Mux 1.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
${\it symbolic} Name Value$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FXOSC_CLK
literals	['FXOSC_CLK', 'PERIPH_PLL_PHI0_CLK', 'PERIPH_PLL_DFS2_CLK', 'PERIPH_PLL_DFS5_CLK']

## 4.133 Parameter McuClkMux1Div0\_En

Clock Mux 1 Divider enable.

This field enables the Clock Divider for CLKOUT0.

Sets the MC\_CGM\_0\_MUX\_1\_DC\_0[DE] field register.

#### 0 - Divider is disabled

#### 1 - Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the  $MC\_CGM\_0\_MUX\_1\_DC\_0[DIV]$  field is ignored and the CLKOUT0 clock remains disabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueConnigCrasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.134 Parameter McuClkMux1Div0\_Divisor

Clock Mux 1 Division value.

Sets the MC\_CGM\_0\_MUX\_1\_DC\_0[DIV] field register.

 $MC\_CGM\_0\_MUX\_1\_DC\_0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux1Div0\_En is true.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true

Property	Value
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

## 4.135 Parameter McuClockMux1Divider0\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueConnigCrasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	2.08E8
min	0.0

# ${\bf 4.136}\quad {\bf Container\ McuCgm0ClockMux2}$

This container enables and selects the configuration clocks

for CLKOUT1.

Note: Implementation Specific Parameter.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.137 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.138 Parameter McuClkMux2\_Source

Clock Mux 2 Source Selection.

Sets the MC\_CGM\_0\_MUX\_2\_CSC[SELCTL] field register.

 $MC\_CGM\_0\_MUX\_2\_CSC[SELCTL]$  - This field selects the source clock for Clock Mux 2.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF

Property	Value	
origin	NXP	
${\it symbolic} Name Value$	false	
lowerMultiplicity	1	
upperMultiplicity	1	
postBuildVariantMultiplicity	N/A	
multiplicityConfigClasses	N/A	
postBuildVariantValue	true	
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE	
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD	
defaultValue	FXOSC_CLK	
literals	['FXOSC_CLK', 'PERIPH_PLL_PHI0_CLK', 'PERIPH_PLL_DFS2_CLK', 'PERIPH_PLL_DFS5_CLK']	

## 4.139 Parameter McuClkMux2Div0\_En

Clock Mux 2 Divider enable.

This field enables the Clock Divider for CLKOUT1.

Sets the MC\_CGM\_0\_MUX\_2\_DC\_0[DE] field register.

0 - Divider is disabled

1 - Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the MC\_CGM\_0\_MUX\_2\_DC\_0[DIV] field is ignored and the CLKOUT1 clock remains disabled.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.140 Parameter McuClkMux2Div0\_Divisor

Clock Mux 2 Division value.

Sets the MC\_CGM\_0\_MUX\_2\_DC\_0[DIV] field register.

 $MC\_CGM\_0\_MUX\_2\_DC\_0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux2Div0\_En is true.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
relucConfectle ages	VARIANT-PRE-COMPILE: PRE-COMPILE
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

# ${\bf 4.141 \quad Parameter \ McuClock Mux2Divider 0\_Frequency}$

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	2.08E8
min	0.0

## 4.142 Container McuCgm0ClockMux3

This container enables and selects the configuration clocks

for PER\_CLK.

Note: Implementation Specific Parameter.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.143 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false

Property	Value
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.144 Parameter McuClkMux3\_Source

Clock Mux 3 Source Selection.

Sets the MC\_CGM\_0\_MUX\_3\_CSC[SELCTL] field register.

 $MC\_CGM\_0\_MUX\_3\_CSC[SELCTL]$  - This field selects the source clock for Clock Mux 3.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'PERIPH_PLL_PHI1_CLK']

# $4.145 \quad Parameter \ McuClkMux3Div0\_En$

Clock Mux 3 Divider enable.

This field enables the Clock Divider for PER\_CLK.

Sets the MC\_CGM\_0\_MUX\_3\_DC\_0[DE] field register.

0 - Divider is disabled

#### 1 - Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the MC\_CGM\_0\_MUX\_3\_DC\_0[DIV] field is ignored and the PER\_CLK clock remains disabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.146 Parameter McuClkMux3Div0\_Divisor

Clock Mux 3 Division value.

Sets the MC\_CGM\_0\_MUX\_3\_DC\_0[DIV] field register.

 $MC\_CGM\_0\_MUX\_3\_DC\_0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux3Div0\_En is true.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true

Property	Value
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

## 4.147 Parameter McuClockMux3Divider0\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	8.0E7
min	0.0

# ${\bf 4.148}\quad {\bf Container\ McuCgm0ClockMux4}$

This container enables and selects the configuration clocks

for  $FTM_0$ \_REF\_CLK.

Note: Implementation Specific Parameter.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.149 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.150 Parameter McuClkMux4\_Source

Clock Mux 4 Source Selection.

Sets the MC\_CGM\_0\_MUX\_4\_CSC[SELCTL] field register.

 $MC\_CGM\_0\_MUX\_4\_CSC[SELCTL]$  - This field selects the source clock for Clock Mux 4.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF

Property	Value
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'PERIPH_PLL_PHI1_CLK', 'FTM_0_EXT_REF_CLK']

## 4.151 Parameter McuClkMux4Div0\_En

Clock Mux 4 Divider enable.

This field enables the Clock Divider for FTM\_0\_REF\_CLK.

Sets the MC\_CGM\_0\_MUX\_4\_DC\_0[DE] field register.

0 - Divider is disabled

1 - Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the MC\_CGM\_0\_MUX\_4\_DC\_0[DIV] field is ignored and the FTM\_0\_REF\_CLK clock remains disabled.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.152 Parameter McuClkMux4Div0\_Divisor

Clock Mux 4 Division value.

Sets the MC\_CGM\_0\_MUX\_4\_DC\_0[DIV] field register.

 $MC\_CGM\_0\_MUX\_4\_DC\_0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux4Div0\_En is true.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

# ${\bf 4.153 \quad Parameter \ McuClock Mux4Divider 0\_Frequency}$

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1.2E7
max	8.0E7
min	0.0

## 4.154 Container McuCgm0ClockMux5

This container enables and selects the configuration clocks

for FTM\_1\_REF\_CLK.

Note: Implementation Specific Parameter.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.155 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false

Property	Value
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.156 Parameter McuClkMux5\_Source

Clock Mux 5 Source Selection.

Sets the MC\_CGM\_0\_MUX\_5\_CSC[SELCTL] field register.

 $MC\_CGM\_0\_MUX\_5\_CSC[SELCTL]$  - This field selects the source clock for Clock Mux 5.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'PERIPH_PLL_PHI1_CLK', 'FTM_1_EXT_REF_CLK']

# ${\bf 4.157 \quad Parameter \ McuClkMux5Div0\_En}$

Clock Mux 5 Divider enable.

This field enables the Clock Divider for FTM\_1\_REF\_CLK.

Sets the MC\_CGM\_0\_MUX\_5\_DC\_0[DE] field register.

#### 0 - Divider is disabled

#### 1 - Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the  $MC\_CGM\_0\_MUX\_5\_DC\_0[DIV]$  field is ignored and the FTM $_1$ REF $_CLK$  clock remains disabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.158 Parameter McuClkMux5Div0\_Divisor

Clock Mux 5 Division value.

Sets the MC\_CGM\_0\_MUX\_5\_DC\_0[DIV] field register.

 $MC\_CGM\_0\_MUX\_5\_DC\_0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux5Div0\_En is true.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true

Property	Value
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

## 4.159 Parameter McuClockMux5Divider0\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1.2E7
max	8.0E7
min	0.0

# ${\bf 4.160 \quad Container \ McuCgm0ClockMux6}$

This container enables and selects the configuration clocks

for FLEXRAY\_PE\_CLK.

Note: Implementation Specific Parameter.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.161 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.162 Parameter McuClkMux6\_Source

Clock Mux 6 Source Selection.

Sets the MC\_CGM\_0\_MUX\_6\_CSC[SELCTL] field register.

 $MC\_CGM\_0\_MUX\_6\_CSC[SELCTL]$  - This field selects the source clock for Clock Mux 6.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF

Property	Value
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'FXOSC_CLK', 'PERIPH_PLL_PHI1_CLK']

# ${\bf 4.163 \quad Parameter \ McuClkMux6Div0\_En}$

Clock Mux 6 Divider enable.

This field enables the Clock Divider for FLEXRAY\_PE\_CLK.

Sets the MC\_CGM\_0\_MUX\_6\_DC\_0[DE] field register.

0 - Divider is disabled

1 - Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the  $MC\_CGM\_0\_MUX\_6\_DC\_0[DIV]$  field is ignored and the FLEXRAY\_PE\_CLK clock remains disabled.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.164 Parameter McuClkMux6Div0\_Divisor

Clock Mux 6 Division value.

Sets the MC\_CGM\_0\_MUX\_6\_DC\_0[DIV] field register.

 $MC\_CGM\_0\_MUX\_6\_DC\_0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux6Div0\_En is true.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

## 4.165 Parameter McuClockMux6Divider0\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	2.4E7
max	4.0E7
min	0.0

# 4.166 Container McuCgm0ClockMux7

This container enables and selects the configuration clocks

for CAN\_PE\_CLK.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.167 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false

Property	Value
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.168 Parameter McuClkMux7\_Source

Clock Mux 7 Source Selection.

Sets the MC\_CGM\_0\_MUX\_7\_CSC[SELCTL] field register.

 $MC\_CGM\_0\_MUX\_7\_CSC[SELCTL]$  - This field selects the source clock for Clock Mux 7.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'FXOSC_CLK', 'PERIPH_PLL_PHI2_CLK']

# 4.169 Parameter McuClockMux7\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	8.0E7
min	4.0E7

## 4.170 Container McuCgm0ClockMux8

This container enables and selects the configuration clocks

for LIN\_BAUD\_CLK and LINFLEXD\_CLK (always equal to LIN\_BAUD\_CLK / 2).

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.171 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.172 Parameter McuClkMux8\_Source

Clock Mux 8 Source Selection.

Sets the MC\_CGM\_0\_MUX\_8\_CSC[SELCTL] field register.

 $MC\_CGM\_0\_MUX\_8\_CSC[SELCTL]$  - This field selects the source clock for Clock Mux 8.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'FXOSC_CLK', 'PERIPH_PLL_PHI3_CLK']

## 4.173 Parameter McuClockMux8\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	1.33E8
min	0.0

## 4.174 Container McuCgm0ClockMux9

This container enables and selects the configuration clocks

for  $GMAC\_TS\_CLK$ .

This container is not supported on S32G3XX derivatives.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.175 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.176 Parameter McuClkMux9 Source

Clock Mux 9 Source Selection.

Sets the MC\_CGM\_0\_MUX\_9\_CSC[SELCTL] field register.

 $MC\_CGM\_0\_MUX\_9\_CSC[SELCTL]$  - This field selects the source clock for Clock Mux 9.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'PERIPH_PLL_PHI4_CLK', 'GMAC_EXT_TS_CLK']

### 4.177 Parameter McuClkMux9Div0 En

Clock Mux 9 Divider enable.

This field enables the Clock Divider for GMAC\_TS\_CLK.

Sets the MC\_CGM\_0\_MUX\_9\_DC\_0[DE] field register.

0 - Divider is disabled

#### 1 - Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the MC\_CGM\_0\_MUX\_9\_DC\_0[DIV] field is ignored and the GMAC\_TS\_CLK clock remains disabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.178 Parameter McuClkMux9Div0\_Divisor

Clock Mux 9 Division value.

Sets the MC\_CGM\_0\_MUX\_9\_DC\_0[DIV] field register.

MC\_CGM\_0\_MUX\_9\_DC\_0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux9Div0\_En is true.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

# 4.179 Parameter McuClockMux9Divider0\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	2.0E8
min	0.0

# ${\bf 4.180 \quad Container \ McuCgm0ClockMux10}$

This container enables and selects the configuration clocks

for GMAC\_0\_TX\_CLK.

This container is not supported on S32G3XX derivatives.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.181 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

# 4.182 Parameter McuClkMux10\_Source

Clock Mux 10 Source Selection.

Sets the MC\_CGM\_0\_MUX\_10\_CSC[SELCTL] field register.

MC\_CGM\_0\_MUX\_10\_CSC[SELCTL] - This field selects the source clock for Clock Mux 10.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
${\it symbolic} Name Value$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'PERIPH_PLL_PHI5_CLK', 'GMAC_0_EXT_TX_CLK', 'GMAC_0_EXT_REF_CLK', 'SERDES_0_XPCS_0_TX']

# 4.183 Parameter McuClkMux10Div0\_En

Clock Mux 10 Divider enable.

This field enables the Clock Divider for GMAC\_0\_TX\_CLK.

Sets the  $MC\_CGM\_0\_MUX\_10\_DC\_0[DE]$  field register.

- 0 Divider is disabled
- 1 Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the MC\_CGM\_0\_MUX\_10\_DC\_0[DIV] field is ignored and the GMAC\_0\_TX\_CLK clock remains disabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue s	true 32 MCU Driver
valueConfigClasses	VARIANT-PŘĚ-COMPILE: PRE-COMPILE

VARIANT-POST-BUILD: POST-BUILD

NXP Semiconduc

### 4.184 Parameter McuClkMux10Div0\_Divisor

Clock Mux 10 Division value.

Sets the MC\_CGM\_0\_MUX\_10\_DC\_0[DIV] field register.

 $MC\_CGM\_0\_MUX\_10\_DC\_0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux10Div0\_En is true.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

# ${\bf 4.185 \quad Parameter \ McuClock Mux 10 Divider 0\_Frequency}$

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	1.25E8
min	0.0

## 4.186 Container McuCgm0ClockMux11

This container enables and selects the configuration clocks

for  $GMAC_0_RX_CLK$ .

This container is not supported on S32G3XX derivatives.

Note: Implementation Specific Parameter.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.187 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP

Property	Value
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.188 Parameter McuClkMux11 Source

Clock Mux 11 Source Selection.

Sets the MC\_CGM\_0\_MUX\_11\_CSC[SELCTL] field register.

 $MC\_CGM\_0\_MUX\_11\_CSC[SELCTL]$  - This field selects the source clock for Clock Mux 11.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
${\it symbolic} Name Value$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'GMAC_0_EXT_RX_CLK', 'SERDES_0_XPCS_0_CDR', 'GMAC0_REF_DIV_CLK']

# 4.189 Parameter McuClockMux11\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	1.25E8
min	2500000.0

## 4.190 Container McuCgm0ClockMux12

This container enables and selects the configuration clocks

for QSPI\_2X\_CLK and QSPI\_1X\_CLK (always equal to QSPI\_2X\_CLK / 2).

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

# ${\bf 4.191} \quad {\bf Parameter} \ {\bf McuClockMuxUnderMcuControl}$

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

# 4.192 Parameter McuClkMux12\_Source

Clock Mux 12 Source Selection.

Sets the MC\_CGM\_0\_MUX\_12\_CSC[SELCTL] field register.

 $MC\_CGM\_0\_MUX\_12\_CSC[SELCTL]$  - This field selects the source clock for Clock Mux 12.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'PERIPH_PLL_DFS1_CLK']

# ${\bf 4.193 \quad Parameter \ McuClkMux12Div0\_En}$

Clock Mux 12 Divider enable.

This field enables the Clock Divider for QSPI\_2X\_CLK.

Sets the MC\_CGM\_0\_MUX\_12\_DC\_0[DE] field register.

0 - Divider is disabled

#### 1 - Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the MC\_CGM\_0\_MUX\_12\_DC\_0[DIV] field is ignored and the QSPI 2X CLK clock remains disabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.194 Parameter McuClkMux12Div0\_Divisor

Clock Mux 12 Division value.

Sets the MC\_CGM\_0\_MUX\_12\_DC\_0[DIV] field register.

 $MC\_CGM\_0\_MUX\_12\_DC\_0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux12Div0\_En is true.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1

Property	Value
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

# 4.195 Parameter McuClockMux12Divider0\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

For S32G274A\_Rev1 only:

QSPI: QuadSPI DDR 200MHz and DDR 166MHz modes are not supported.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	6.6666667E8
min	0.0

# ${\bf 4.196}\quad {\bf Container\ McuCgm0ClockMux14}$

This container enables and selects the configuration clocks

for SDHC\_CLK.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.197 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

# 4.198 Parameter McuClkMux14\_Source

Clock Mux 14 Source Selection.

Sets the MC\_CGM\_0\_MUX\_14\_CSC[SELCTL] field register.

MC\_CGM\_0\_MUX\_14\_CSC[SELCTL] - This field selects the source clock for Clock Mux 14.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'PERIPH_PLL_DFS3_CLK']

## 4.199 Parameter McuClkMux14Div0\_En

Clock Mux 14 Divider enable.

This field enables the Clock Divider for SDHC\_CLK.

Sets the MC\_CGM\_0\_MUX\_14\_DC\_0[DE] field register.

0 - Divider is disabled

1 - Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the MC\_CGM\_0\_MUX\_14\_DC\_0[DIV] field is ignored and the SDHC\_CLK clock remains disabled.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue S	3½ MCU Driver NX

### 4.200 Parameter McuClkMux14Div0 Divisor

Clock Mux 14 Division value.

Sets the MC\_CGM\_0\_MUX\_14\_DC\_0[DIV] field register.

 $MC\_CGM\_0\_MUX\_14\_DC\_0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux14Div0\_En is true.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

# 4.201 Parameter McuClockMux14Divider0\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

For S32G274A\_Rev1 only:

uSDHC: DDR-HS400 is not supported.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1

Property	Value
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	2.0E8
min	0.0

# 4.202 Container McuCgm0ClockMux15

This container enables and selects the configuration clocks

for  $GMAC0\_REF\_DIV\_CLK$ .

This container is not supported on S32G3XX derivatives.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.203 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

# 4.204 Parameter McuClkMux15\_Source

Clock Mux 15 Source Selection.

Sets the MC\_CGM\_0\_MUX\_15\_CSC[SELCTL] field register.

MC\_CGM\_0\_MUX\_15\_CSC[SELCTL] - This field selects the source clock for Clock Mux 15.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'GMAC_0_EXT_REF_CLK']

# 4.205 Parameter McuClockMux15\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	5.0E7
min	0.0

## 4.206 Parameter McuClkMux15Div0\_En

Clock Mux 15 Divider enable.

This field enables the Clock Divider for GMAC0\_REF\_DIV\_CLK.

Sets the MC\_CGM\_0\_MUX\_15\_DC\_0[DE] field register.

- 0 Divider is disabled
- 1 Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the MC\_CGM\_0\_MUX\_15\_DC\_0[DIV] field is ignored and the GMAC0\_REF\_DIV\_CLK clock remains disabled.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.207 Parameter McuClkMux15Div0\_Divisor

Clock Mux 15 Division value.

Sets the MC\_CGM\_0\_MUX\_15\_DC\_0[DIV] field register.

 $MC\_CGM\_0\_MUX\_15\_DC\_0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux15Div0\_En is true.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

# ${\bf 4.208 \quad Parameter \ McuClock Mux15 Divider 0\_Frequency}$

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	5.0E7
min	0.0

# ${\bf 4.209 \quad Container \ McuCgm0ClockMux16}$

This container enables and selects the configuration clocks

for SPI\_CLK.

Note: Implementation Specific Parameter.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.210 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false

Property	Value
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.211 Parameter McuClkMux16\_Source

Clock Mux 16 Source Selection.

Sets the MC\_CGM\_0\_MUX\_16\_CSC[SELCTL] field register.

 $MC\_CGM\_0\_MUX\_16\_CSC[SELCTL]$  - This field selects the source clock for Clock Mux 16.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'PERIPH_PLL_PHI7_CLK']

# 4.212 Parameter McuClockMux16\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	1.0E8
min	1.0E7

# 4.213 Container McuCgm1SettingConfig

This container contains the configuration for the CGM\_1 settings of the MCU.

Included subcontainers:

- McuCgm1PcsConfig
- McuCgm1ClockMux0

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

# 4.214 Parameter McuPCSStepDuration

The value provided specifies the number of microseconds per step (i.e. the duration of a step, given in microseconds).

If more time is needed for the power supply to come to full load, this value should be increased.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	100
min	1

## 4.215 Parameter McuPCSSwitchDuration

 $MC\_CGM\_PCFS\_SDUR$  register configuration.

The value provided defines the duration of one PCS clock switch step in terms of  $48\mathrm{MHz}$  FIRC cycles.

Note: This field must not be manually modified.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	48
max	65535
min	0

# 4.216 Container McuCgm1PcsConfig

This register defines the rate of frequency change and initial change value for the progressive system clock switching when switching the system clock source to or from the FXOSC\_CLK on ramp-up and ramp-down, respectively.

Note: Implementation Specific Container.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	Infinite
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE

## 4.217 Parameter McuClockPcfsUnderMcuControl

Set this to TRUE if this clock PCFS is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.218 Parameter McuPCS\_Name

This is the name of the PCFS module.

PCFS\_x corresponds to clock\_src\_x.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	PCFS_4
literals	['PCFS_4']

# 4.219 Parameter McuPCS\_SourceFrequency

This is the frequency of the input clock source (i.e. the frequency of clk\_src\_x).

Note: This field must not be manually modified.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.0E7
max	2.0E9
min	0.0

## 4.220 Parameter McuPCS\_MaxAllowableDynamicIDD

This value defines the maximum allowable change in current (IDD) per microsecond.

It depends on the application and on the power supply (how much current can it deliver rapidly).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	50.0
max	150.0
min	0.0

# 4.221 Container McuCgm1ClockMux0

This container enables and selects the configuration clocks for

A53\_CORE\_CLK,

A53\_CORE\_DIV2\_CLK (always equal A53\_CORE\_CLK / 2),

A53\_CORE\_DIV10\_CLK(always equal A53\_CORE\_CLK / 10).

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.222 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock refference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

# 4.223 Parameter McuClkMux0\_Source

Select the Clock Mux 0 Source Selection.

Configure the MC\_CGM\_1\_MUX\_0\_CSC[SELCTL] field register.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'CORE_PLL_PHI0_CLK']

### 4.224 Parameter McuClockMux0\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	1.0E9
min	0.0

### 4.225 Container McuCgm2SettingConfig

This container contains the configuration for the CGM $\_2$  settings of the MCU.

- Included subcontainers:
  - McuCgm2PcsConfigMcuCgm2ClockMux0
  - McuCgm2ClockMux1
  - McuGENCTRL1\_EMAC0
  - McuGENCTRL1\_EMAC1
  - McuGENCTRL1\_EMAC2
  - McuCgm2ClockMux2
  - McuCgm2ClockMux3
  - McuCgm2ClockMux4
  - McuCgm2ClockMux5
  - McuCgm2ClockMux6
  - McuCgm2ClockMux7
  - McuCgm2ClockMux8
  - McuCgm2ClockMux9

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.226 Parameter McuPCSStepDuration

The value provided specifies the number of microseconds per step (i.e. the duration of a step, given in microseconds).

If more time is needed for the power supply to come to full load, this value should be increased.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	100
min	1

### 4.227 Parameter McuPCSSwitchDuration

 $MC\_CGM\_PCFS\_SDUR$  register configuration.

The value provided defines the duration of one PCS clock switch step in terms of 48MHz FIRC cycles.

Note: This field must not be manually modified.

Property	Value
type	ECUC-INTEGER-PARAM-DEF

Property	Value
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	48
max	65535
min	0

# 4.228 Container McuCgm2PcsConfig

This register defines the rate of frequency change and initial change value for the progressive system clock switching when switching the system clock source to or from the FXOSC\_CLK on ramp-up and ramp-down, respectively.

Note: Implementation Specific Container.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	Infinite
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE

### 4.229 Parameter McuClockPcfsUnderMcuControl

Set this to TRUE if this clock PCFS is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.230 Parameter McuPCS\_Name

This is the name of the PCFS module.

PCFS\_x corresponds to clock\_src\_x.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	PCFS_33
literals	['PCFS_33']

## 4.231 Parameter McuPCS\_SourceFrequency

This is the frequency of the input clock source (i.e. the frequency of clk\_src\_x).

Note: This field must not be manually modified.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.0E7
max	2.0E9
min	0.0

# ${\bf 4.232 \quad Parameter \ McuPCS\_MaxAllowable Dynamic IDD}$

This value defines the maximum allowable change in current (IDD) per microsecond.

It depends on the application and on the power supply (how much current can it deliver rapidly).

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	50.0
max	150.0
min	0.0

### 4.233 Container McuCgm2ClockMux0

On S32G2XX, this container enables and selects the configuration clocks for PFE\_PE\_CLK and PFE\_SYS\_CLK (always equal to PFE\_PE\_CLK / 2)

On S32R45, this container enables and selects the configuration clocks for ACCEL\_3\_CLK and ACCEL\_3\_DIV3\_CLK (always equal to ACCEL\_3\_CLK / 3).

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.234 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.235 Parameter McuClkMux0\_Source

Clock Mux 0 Source Selection.

Sets the MC\_CGM\_2\_MUX\_0\_CSC[SELCTL] field register.

 $MC\_CGM\_2\_MUX\_0\_CSC[SELCTL]$  - This field selects the source clock for Clock Mux 0.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'ACCEL_PLL_PHI1_CLK']

# 4.236 Parameter McuClockMux0\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	6.0E8
min	0.0

### 4.237 Parameter McuClkMux0Div0 En

Clock Mux 0 Divider enable.

This field enables the Clock Divider for:

S32G2XX - PFE\_PE\_CLK, PFE\_SYS\_CLK

S32R45 - ACCEL\_3\_CLK, ACCEL\_3\_DIV3\_CLK

Sets the MC\_CGM\_2\_MUX\_0\_DC\_0[DE] field register.

0 - Divider is disabled

1 - Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the MC\_CGM\_2\_MUX\_0\_DC\_0[DIV] field is ignored and the PFE\_PE\_CLK, ACCEL\_3\_CLK clock remains disabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.238 Parameter McuClkMux0Div0\_Divisor

Clock Mux 0 Division value.

Sets the MC\_CGM\_2\_MUX\_0\_DC\_0[DIV] field register.

 $MC\_CGM\_2\_MUX\_0\_DC\_0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux0Div0 En is true.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	15
min	0

## 4.239 Parameter McuClockMux0Divider0\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	2.4E7
max	6.0E8
min	0.0

# 4.240 Container McuCgm2ClockMux1

On S32G2XX, this container enables and selects the configuration clocks for PFE\_MAC\_0\_TX\_DIV\_CLK.

On S32R45, this container enables and selects the configuration clocks for ACCEL $\_4$ \_CLK.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.241 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

# 4.242 Parameter McuClkMux1\_Source

Clock Mux 1 Source Selection.

Sets the MC\_CGM\_2\_MUX\_1\_CSC[SELCTL] field register.

 $\mbox{MC\_CGM\_2\_MUX\_1\_CSC[SELCTL]}$  - This field selects the source clock for Clock Mux 1.

Note: Implementation Specific Parameter.

Property	Value	
type	ECUC-ENUMERATION-PARAM-DEF	
origin	NXP	
${\it symbolic} Name Value$	false	
lowerMultiplicity	1	
upperMultiplicity	1	
postBuildVariantMultiplicity	N/A	
multiplicityConfigClasses	N/A	
postBuildVariantValue	true	
valueConfigClasses  VARIANT-PRE-COMPILE: PRE-COMPILE  VARIANT-PRE-COMPILE: PRE-COMPILE		
VARIANT-POST-BUILD: POST-BUILD		
defaultValue	FIRC_CLK	
literals	['FIRC_CLK', 'SERDES_1_XPCS_0_TX', 'PERIPH_PLL_PHI5_CLK', 'PFE_MAC_0_EXT_TX_CLK', 'PFE_MAC_0_EXT_REF_CLK']	

# ${\bf 4.243 \quad Parameter \ McuClockMux1\_Frequency}$

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	3.125E8
min	2500000.0

#### 4.244 Parameter McuClkMux1Div0 En

Clock Mux 1 Divider enable.

This field enables the Clock Divider for:

S32G2XX - PFE\_MAC\_0\_TX\_DIV\_CLK

 $S32R45 - ACCEL_4\_CLK$ 

Sets the MC\_CGM\_2\_MUX\_1\_DC\_0[DE] field register.

0 - Divider is disabled

1 - Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the MC\_CGM\_2\_MUX\_1\_DC\_0[DIV] field is ignored and the PFE\_MAC\_0\_TX\_DIV\_CLK, ACCEL\_4\_CLK clock remains disabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.245 Parameter McuClkMux1Div0\_Divisor

Clock Mux 1 Division value.

Sets the  $MC\_CGM\_2\_MUX\_1\_DC\_0[DIV]$  field register.

 $MC\_CGM\_2\_MUX\_1\_DC\_0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux1Div0\_En is true.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

## 4.246 Parameter McuClockMux1Divider0\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	3.125E8
min	0.0

# 4.247 Container McuGENCTRL1\_EMAC0

On S32GXXX, this container enables and selects the configuration clocks for PFE\_MAC\_0\_TX\_CLK.

This container is not supported on S32R45 platform.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.248 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.249 Parameter McuGENCTRL1\_EMAC0\_Source

PFE\_MAC\_0\_TX\_CLK Source Selection.

Sets the  $\operatorname{GENCTRL1}[\operatorname{CTRL}]$  field register.

Sets the GENCTRL1[CTRL] - This field selects the source clock for PFE\_MAC\_0\_TX\_CLK.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigCiasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	SERDES_1_XPCS_0_TX
literals	['PFEMAC0_TX_DIV_CLK', 'SERDES_1_XPCS_0_TX']

## 4.250 Parameter McuGENCTRL1\_EMAC0\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	3.125E8
max	3.125E8
min	2500000.0

# 4.251 Container McuGENCTRL1\_EMAC1

On S32G3XX, this container enables and selects the configuration clocks for PFE\_MAC\_1\_TX\_CLK.

This container is not supported on S32R45 and S32G2XX platforms.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.252 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.253 Parameter McuGENCTRL1\_EMAC1\_Source

 $\label{eq:pfe_mac_o_tx_clk} \mbox{PFE\_MAC}\_0\_\mbox{TX\_CLK Source Selection}.$ 

Sets the GENCTRL1 [CTRL] field register.

Sets the GENCTRL1[CTRL] - This field selects the source clock for PFE\_MAC\_1\_TX\_CLK.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	SERDES_1_XPCS_1_TX
literals	['PFEMAC1_TX_DIV_CLK', 'SERDES_1_XPCS_1_TX']

# 4.254 Parameter McuGENCTRL1\_EMAC1\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1.25E8
max	3.125E8
min	2500000.0

### 4.255 Container McuGENCTRL1 EMAC2

On S32G3XX, this container enables and selects the configuration clocks for PFE\_MAC\_2\_TX\_CLK.

This container is not supported on S32R45 and S32G2XX platforms.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.256 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.257 Parameter McuGENCTRL1\_EMAC2\_Source

 $\label{eq:pfe_mac_o_tx_clk} \mbox{PFE\_MAC}\_0\_\mbox{TX\_CLK Source Selection}.$ 

Sets the GENCTRL1[CTRL] field register.

Sets the GENCTRL1[CTRL] - This field selects the source clock for PFE\_MAC\_2\_TX\_CLK.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	SERDES_0_XPCS_1_TX
literals	['PFEMAC2_TX_DIV_CLK', 'SERDES_0_XPCS_1_TX']

# 4.258 Parameter McuGENCTRL1\_EMAC2\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1.25E8
max	3.125E8
min	2500000.0

## 4.259 Container McuCgm2ClockMux2

On S32G3XX, this container enables and selects the configuration clocks for PFE\_MAC\_1\_TX\_DIV\_CLK.

On S32R45, this container enables and selects the configuration clocks for GMAC\_1\_TX\_CLK.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.260 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

#### 4.261 Parameter McuClkMux2 Source

Clock Mux 2 Source Selection.

Sets the MC\_CGM\_2\_MUX\_2\_CSC[SELCTL] field register.

MC\_CGM\_2\_MUX\_2\_CSC[SELCTL] - This field selects the source clock for Clock Mux 2.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
${\it symbolic} Name Value$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
VARIANT-POST-BUILD: POST-BUILD	
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'SERDES_1_XPCS_1_TX', 'PERIPH_PLL_PHI5_CLK', 'PFE_MAC_1_EXT_TX_CLK', 'PFE_MAC_1_EXT_REF_CLK']

# 4.262 Parameter McuClkMux2Div0\_En

Clock Mux 2 Divider enable.

This field enables the Clock Divider for:

 $S32G2XX - PFE\_MAC\_1\_TX\_CLK$ 

 $S32G3XX - PFE\_MAC\_1\_TX\_DIV\_CLK$ 

 $S32R45 - GMAC_1_TX_CLK$ 

 $S32V344 - REC\_CLK$ 

Sets the MC\_CGM\_2\_MUX\_2\_DC\_0[DE] field register.

0 - Divider is disabled

1 - Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the MC\_CGM\_2\_MUX\_2\_DC\_0[DIV] field is ignored and the PFE\_MAC\_1\_TX\_CLK, GMAC\_1\_TX\_CLK, PFE\_MAC\_1\_TX\_DIV\_CLK or REC\_CLK clock remains disabled.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.263 Parameter McuClkMux2Div0\_Divisor

Clock Mux 2 Division value.

Sets the MC\_CGM\_2\_MUX\_2\_DC\_0[DIV] field register.

 $MC\_CGM\_2\_MUX\_2\_DC\_0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux2Div0\_En is true.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

## 4.264 Parameter McuClockMux2Divider0\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	3.125E8
min	0.0

## 4.265 Container McuCgm2ClockMux3

On S32G2XX, this container enables and selects the configuration clocks for PFE\_MAC\_2\_TX\_CLK.

On S32G2XX, this container enables and selects the configuration clocks for PFE\_MAC\_2\_TX\_DIV\_CLK.

On S32R45, this container enables and selects the configuration clocks for GMAC\_1\_REF\_DIV\_CLK.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.266 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

# 4.267 Parameter McuClkMux3\_Source

Clock Mux 3 Source Selection.

Sets the MC\_CGM\_2\_MUX\_3\_CSC[SELCTL] field register.

 $\mbox{MC\_CGM\_2\_MUX\_3\_CSC[SELCTL]}$  - This field selects the source clock for Clock Mux 3.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals NXP Semiconductors	['FIRC_CLK', 'SERDES_0_XPCS_1_TX', 'PERIPH_PLL_PHI5_CLK', 'PFE_MAC_2_EXT_FX_CLK', 'PFE_MAC_2_EXT_REF_CLK']

### 4.268 Parameter McuClockMux3\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	3.125E8
min	2500000.0

## 4.269 Parameter McuClkMux3Div0\_En

Clock Mux 3 Divider enable.

This field enables the Clock Divider for:

 $S32G2XX - PFE\_MAC\_2\_TX\_CLK$ 

 $S32G3XX - PFE\_MAC\_2\_TX\_DIV\_CLK$ 

 $S32R45 - GMAC_1_REF_DIV_CLK$ 

Sets the MC\_CGM\_2\_MUX\_3\_DC\_0[DE] field register.

0 - Divider is disabled

1 - Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the MC\_CGM\_2\_MUX\_3\_DC\_0[DIV] field is ignored and the PFE\_MAC\_2\_TX\_CLK or GMAC\_1\_REF\_DIV\_CLK, PFE\_MAC\_2\_TX\_DIV\_CLK clock remains disabled.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.270 Parameter McuClkMux3Div0\_Divisor

Clock Mux 3 Division value.

Sets the MC\_CGM\_2\_MUX\_3\_DC\_0[DIV] field register.

 $MC\_CGM\_2\_MUX\_3\_DC\_0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux3Div0\_En is true.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

## 4.271 Parameter McuClockMux3Divider0\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	3.125E8
min	0.0

# ${\bf 4.272}\quad {\bf Container\ McuCgm2ClockMux4}$

On S32G2XX, this container enables and selects the configuration clocks for PFE\_MAC\_0\_RX\_CLK.

On S32R45, this container enables and selects the configuration clocks for GMAC\_1\_RX\_CLK.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.273 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

# 4.274 Parameter McuClkMux4\_Source

Clock Mux 4 Source Selection.

Sets the MC\_CGM\_2\_MUX\_4\_CSC[SELCTL] field register.

 $\mbox{MC\_CGM\_2\_MUX\_4\_CSC[SELCTL]}$  - This field selects the source clock for Clock Mux 4.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals NXP Semiconductors	['FIRC_CLK', 'PFEMAC0_REF_DIV_CLK', 'PFE_MAC_0_EXT_RX_ $\subset$ CLK', 'SERDES_1_XPCS_0_CDR']

### 4.275 Parameter McuClockMux4\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	3.125E8
min	2500000.0

## 4.276 Parameter McuClkMux4Div0\_En

Clock Mux 4 Divider enable.

This field enables the Clock Divider for:

S32V344 - PFEMAC0\_REF\_DIV\_CLK (represented by the name PFEMAC0\_REF\_DIV\_CLK\_2)

Sets the MC\_CGM\_2\_MUX\_4\_DC\_0[DE] field register.

- 0 Divider is disabled
- 1 Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the MC\_CGM\_2\_MUX\_4\_DC\_0[DIV] field is ignored and the PFEMACO\_REF\_DIV\_CLK\_2 clock remains disabled.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1

Property	Value
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.277 Parameter McuClkMux4Div0\_Divisor

Clock Mux 4 Division value.

Sets the MC\_CGM\_2\_MUX\_4\_DC\_0[DIV] field register.

 $MC\_CGM\_2\_MUX\_4\_DC\_0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux4Div0\_En is true.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	0
min	0

# 4.278 Parameter McuClockMux4Divider0\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	3.125E8
min	0.0

# 4.279 Container McuCgm2ClockMux5

On S32G2XX, this container enables and selects the configuration clocks for PFE\_MAC\_1\_RX\_CLK.

This container is not supported on S32R45 platform.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

# ${\bf 4.280} \quad {\bf Parameter} \ {\bf McuClockMuxUnderMcuControl}$

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.281 Parameter McuClkMux5\_Source

Clock Mux 5 Source Selection.

Sets the MC\_CGM\_2\_MUX\_5\_CSC[SELCTL] field register.

 $MC\_CGM\_2\_MUX\_5\_CSC[SELCTL]$  - This field selects the source clock for Clock Mux 5.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'PFEMAC1_REF_DIV_CLK', 'PFE_MAC_1_EXT_RX_ $\leftarrow$ CLK', 'SERDES_1_XPCS_1_CDR']

# 4.282 Parameter McuClockMux5\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

# Value calculated for user info. It is given in Hz.

Tresos Configuration Plug-in

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	3.125E8
min	2500000.0

## 4.283 Container McuCgm2ClockMux6

On S32G2XX, this container enables and selects the configuration clocks for PFE\_MAC\_2\_RX\_CLK.

This container is not supported on S32R45 platform.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

# ${\bf 4.284} \quad {\bf Parameter} \ {\bf McuClockMuxUnderMcuControl}$

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.285 Parameter McuClkMux6\_Source

Clock Mux 6 Source Selection.

Sets the MC\_CGM\_2\_MUX\_6\_CSC[SELCTL] field register.

 $MC\_CGM\_2\_MUX\_6\_CSC[SELCTL]$  - This field selects the source clock for Clock Mux 6.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'PFEMAC2_REF_DIV_CLK', 'PFE_MAC_2_EXT_RX_ $\leftarrow$ CLK', 'SERDES_0_XPCS_1_CDR']

# 4.286 Parameter McuClockMux6\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	3.125E8
min	2500000.0

## 4.287 Container McuCgm2ClockMux7

On S32G2XX, this container enables and selects the configuration clocks for PFEMAC0\_REF\_DIV\_CLK.

This container is not supported on S32R45 platform.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

# ${\bf 4.288} \quad {\bf Parameter} \ {\bf McuClockMuxUnderMcuControl}$

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.289 Parameter McuClkMux7\_Source

Clock Mux 7 Source Selection.

Sets the MC\_CGM\_2\_MUX\_7\_CSC[SELCTL] field register.

 $MC\_CGM\_2\_MUX\_7\_CSC[SELCTL]$  - This field selects the source clock for Clock Mux 7.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'PFE_MAC_0_EXT_REF_CLK']

# 4.290 Parameter McuClockMux7\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	5.0E7
min	0.0

## 4.291 Parameter McuClkMux7Div0\_En

Clock Mux 7 Divider enable.

This field enables the Clock Divider for:

 $S32G2XX - PFEMAC0\_REF\_DIV\_CLK$ 

Sets the MC\_CGM\_2\_MUX\_7\_DC\_0[DE] field register.

0 - Divider is disabled

1 - Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the  $MC\_CGM\_2\_MUX\_7\_DC\_0[DIV]$  field is ignored and the PFEMAC0\_REF\_DIV\_CLK clock remains disabled.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.292 Parameter McuClkMux7Div0\_Divisor

Clock Mux 7 Division value.

Sets the MC\_CGM\_2\_MUX\_7\_DC\_0[DIV] field register.

 $MC\_CGM\_2\_MUX\_7\_DC\_0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux7Div0\_En is true.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	63
min	0

# ${\bf 4.293 \quad Parameter \ McuClock Mux7Divider0\_Frequency}$

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	5.0E7
min	0.0

## 4.294 Container McuCgm2ClockMux8

On S32G2XX, this container enables and selects the configuration clocks for PFEMAC1\_REF\_DIV\_CLK.

This container is not supported on S32R45 platform.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.295 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false

Property	Value
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.296 Parameter McuClkMux8\_Source

Clock Mux 8 Source Selection.

Sets the MC\_CGM\_2\_MUX\_8\_CSC[SELCTL] field register.

 $MC\_CGM\_2\_MUX\_8\_CSC[SELCTL]$  - This field selects the source clock for Clock Mux 8.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'PFE_MAC_1_EXT_REF_CLK']

# 4.297 Parameter McuClockMux8\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	5.0E7
min	0.0

## 4.298 Parameter McuClkMux8Div0\_En

Clock Mux 8 Divider enable.

This field enables the Clock Divider for:

 $S32G2XX - PFEMAC1\_REF\_DIV\_CLK$ 

Sets the MC\_CGM\_2\_MUX\_8\_DC\_0[DE] field register.

0 - Divider is disabled

1 - Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the MC\_CGM\_2\_MUX\_8\_DC\_0[DIV] field is ignored and the PFEMAC1\_REF\_DIV\_CLK clock remains disabled.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.299 Parameter McuClkMux8Div0\_Divisor

Clock Mux 8 Division value.

Sets the MC\_CGM\_2\_MUX\_8\_DC\_0[DIV] field register.

 $MC\_CGM\_2\_MUX\_8\_DC\_0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux8Div0\_En is true.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	63
min	0

# ${\bf 4.300 \quad Parameter \ McuClock Mux8Divider 0\_Frequency}$

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	5.0E7
min	0.0

## 4.301 Container McuCgm2ClockMux9

On S32G2XX, this container enables and selects the configuration clocks for PFEMAC2\_REF\_DIV\_CLK.

This container is not supported on S32R45 platform.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.302 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false

Property	Value
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.303 Parameter McuClkMux9\_Source

Clock Mux 9 Source Selection.

Sets the MC\_CGM\_2\_MUX\_9\_CSC[SELCTL] field register.

 $MC\_CGM\_2\_MUX\_9\_CSC[SELCTL]$  - This field selects the source clock for Clock Mux 9.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'PFE_MAC_2_EXT_REF_CLK']

# 4.304 Parameter McuClockMux9\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	5.0E7
min	0.0

### 4.305 Parameter McuClkMux9Div0\_En

Clock Mux 9 Divider enable.

This field enables the Clock Divider for:

 $S32G2XX - PFEMAC2\_REF\_DIV\_CLK$ 

Sets the MC\_CGM\_2\_MUX\_9\_DC\_0[DE] field register.

0 - Divider is disabled

1 - Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the MC\_CGM\_2\_MUX\_9\_DC\_0[DIV] field is ignored and the PFEMAC2\_REF\_DIV\_CLK clock remains disabled.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.306 Parameter McuClkMux9Div0\_Divisor

Clock Mux 9 Division value.

Sets the MC\_CGM\_2\_MUX\_9\_DC\_0[DIV] field register.

 $MC\_CGM\_2\_MUX\_9\_DC\_0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux9Div0\_En is true.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	63
min	0

# ${\bf 4.307 \quad Parameter \ McuClock Mux9Divider 0\_Frequency}$

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	5.0E7
min	0.0

## 4.308 Container McuCgm5SettingConfig

This container contains the configuration for the CGM $\_5$  settings of the MCU.

Included subcontainers:

### • McuCgm5ClockMux0

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

# $4.309 \quad Container \ McuCgm5ClockMux0$

This container enables and selects the configuration clocks

for DDR\_CLK.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.310 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock refference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

# 4.311 Parameter McuClkMux0\_Source

Select the Clock Mux 0 Source Selection.

Configure the MC\_CGM\_5\_MUX\_0\_CSC[SELCTL] field register.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'DDR_PLL_PHI0_CLK']

### 4.312 Parameter McuClockMux0\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	8.0E8
min	0.0

## 4.313 Container McuCgm6SettingConfig

This container contains the configuration for the CGM\_6 settings of the MCU.

Included subcontainers:

- McuCgm6ClockMux0
- McuCgm6ClockMux1
- McuCgm6ClockMux2
- McuCgm6ClockMux3

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.314 Container McuCgm6ClockMux0

This container enables and selects the configuration clocks

for GMAC\_TS\_CLK.

This container is supported on S32G3XX derivatives only.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.315 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.316 Parameter McuClkMux0 Source

Clock Mux 0 Source Selection.

Sets the MC\_CGM\_6\_MUX\_0\_CSC[SELCTL] field register.

MC\_CGM\_6\_MUX\_0\_CSC[SELCTL] - This field selects the source clock for Clock Mux 0.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'PERIPH_PLL_PHI4_CLK', 'GMAC_EXT_TS_CLK']

## 4.317 Parameter McuClkMux0Div0\_En

Clock Mux 0 Divider enable.

This field enables the Clock Divider for GMAC\_TS\_CLK.

Sets the MC\_CGM\_6\_MUX\_0\_DC\_0[DE] field register.

0 - Divider is disabled

1 - Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the  $MC\_CGM\_6\_MUX\_0\_DC\_0[DIV]$  field is ignored and the GMAC\_TS\_CLK clock remains disabled.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false

Property	Value
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.318 Parameter McuClkMux0Div0 Divisor

Clock Mux 0 Division value.

Sets the MC\_CGM\_6\_MUX\_0\_DC\_0[DIV] field register.

 $MC\_CGM\_6\_MUX\_0\_DC\_0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux9Div0\_En is true.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

## 4.319 Parameter McuClockMux0Divider0\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	2.0E8
min	0.0

## 4.320 Container McuCgm6ClockMux1

This container enables and selects the configuration clocks

for  $GMAC\_0\_TX\_CLK$ .

This container is supported on S32G3XX derivatives only.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.321 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

# 4.322 Parameter McuClkMux1\_Source

Clock Mux 1 Source Selection.

Sets the MC\_CGM\_6\_MUX\_1\_CSC[SELCTL] field register.

MC\_CGM\_6\_MUX\_1\_CSC[SELCTL] - This field selects the source clock for Clock Mux 1.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'PERIPH_PLL_PHI5_CLK', 'GMAC_0_EXT_TX_CLK', 'GMAC_0_EXT_REF_CLK', 'SERDES_0_XPCS_0_TX']

### 4.323 Parameter McuClkMux1Div0 En

Clock Mux 1 Divider enable.

This field enables the Clock Divider for GMAC\_0\_TX\_CLK.

Sets the MC\_CGM\_6\_MUX\_1\_DC\_0[DE] field register.

0 - Divider is disabled

#### 1 - Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the MC\_CGM\_6\_MUX\_1\_DC\_0[DIV] field is ignored and the GMAC\_0\_TX\_CLK clock remains disabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.324 Parameter McuClkMux1Div0\_Divisor

Clock Mux 1 Division value.

Sets the MC\_CGM\_6\_MUX\_1\_DC\_0[DIV] field register.

 $MC\_CGM\_6\_MUX\_1\_DC\_0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux1Div0\_En is true.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

## 4.325 Parameter McuClockMux1Divider0\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	1.25E8
min	0.0

# ${\bf 4.326}\quad Container\ McuCgm6ClockMux2$

This container enables and selects the configuration clocks

for GMAC\_0\_RX\_CLK.

This container is supported on S32G3XX derivatives only.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.327 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.328 Parameter McuClkMux2\_Source

Clock Mux 2 Source Selection.

Sets the MC\_CGM\_6\_MUX\_2\_CSC[SELCTL] field register.

 $MC\_CGM\_6\_MUX\_2\_CSC[SELCTL]$  - This field selects the source clock for Clock Mux 2.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
${\it symbolic} Name Value$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'GMAC_0_EXT_RX_CLK', 'SERDES_0_XPCS_0_CDR', 'GMAC0_REF_DIV_CLK']

# ${\bf 4.329 \quad Parameter \ McuClock Mux2\_Frequency}$

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	1.25E8
min	2500000.0

## 4.330 Container McuCgm6ClockMux3

This container enables and selects the configuration clocks

for GMAC0\_REF\_DIV\_CLK.

This container is supported on S32G3XX derivatives only.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.331 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.332 Parameter McuClkMux3\_Source

Clock Mux 3 Source Selection.

Sets the MC\_CGM\_6\_MUX\_3\_CSC[SELCTL] field register.

 $\mbox{MC\_CGM\_6\_MUX\_3\_CSC[SELCTL]}$  - This field selects the source clock for Clock Mux 3.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'GMAC_0_EXT_REF_CLK']

# 4.333 Parameter McuClockMux3\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	5.0E7
min	0.0

### 4.334 Parameter McuClkMux3Div0 En

Clock Mux 3 Divider enable.

This field enables the Clock Divider for GMACO\_REF\_DIV\_CLK.

Sets the MC\_CGM\_6\_MUX\_3\_DC\_0[DE] field register.

0 - Divider is disabled

#### 1 - Divider is enabled

If it is set to 0 (Divider 0 is disabled), any write access to the MC\_CGM\_6\_MUX\_3\_DC\_0[DIV] field is ignored and the GMAC0\_REF\_DIV\_CLK clock remains disabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.335 Parameter McuClkMux3Div0\_Divisor

Clock Mux 6 Division value.

Sets the MC\_CGM\_6\_MUX\_3\_DC\_0[DIV] field register.

MC\_CGM\_6\_MUX\_3\_DC\_0[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider.

This parameter is enabled only if McuClkMux15Div0\_En is true.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

## 4.336 Parameter McuClockMux3Divider0\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	4.8E7
max	5.0E7
min	0.0

### 4.337 Container McuRtcClockSelect

This container selects the configuration clocks for RTC\_CLK.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.338 Parameter McuClockMuxUnderMcuControl

Set this to TRUE if this clock mux is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.339 Parameter McuRtc\_Source

RTC\_CLK Source Selection.

Sets the RTCC[CLKSEL] field register.

Sets the RTCC[CLKSEL] - This field selects the source clock for RTC\_CLK.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'RTC_EXT_REF_CLK', 'SIRC_CLK']

## 4.340 Parameter McuRtc\_Frequency

This is the frequency for the specific instance of the "McuClockReferencePoint" container.

Value calculated for user info. It is given in Hz.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	4.8E7
min	0.0

## 4.341 Container McuPll\_0

This container provides the specific configuration for the CORE PLL.

Note: Implementation Specific Container.

Included subcontainers:

- McuPll\_Configuration
- $\bullet \quad McuPll\_Parameter$

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.342 Parameter McuPLLUnderMcuControl

Set this to TRUE if this PLL is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.343 Parameter McuPLLEnabled

- 0 CorePLL is disabled.
- 1 CorePLL is enabled (and can be used as a clock source).

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.344 Parameter McuPllClockSelection

 ${\tt PLL \ Source \ Selection \ - \ PLLDIG\_PLLCLKMUX[REFCLKSEL]}.$ 

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'FXOSC_CLK']

# ${\bf 4.345}\quad {\bf Container\ McuPll\_Configuration}$

Configuration values for PLL.

Note: Implementation Specific Parameter.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.346 Parameter McuPllDvRdiv

Input clock predivider.

Sets the PLL:  $PLLDIG\_PLLDV[RDIV]$  field register.

This field controls the value of the divider on the input clock. The output of the predivider circuit generates the reference clock to the PLL analog loop.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	2
max	7
min	1

### 4.347 Parameter McuPllDvMfi

Loop multiplication factor divider.

Sets the PLL: PLLDIG\_PLLDV[MFI] field register.

This field controls the value of the divider in the feedback loop. The value specified by the MFD bits establishes the multiplication factor applied to the reference frequency. Divider value = MFD, where MFD should be choosen such that it does not violate VCO frequency specifications.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	60
max	255
min	1

### 4.348 Parameter McuPllFmSscgbyp

Modulation enable.

This bit enables spectrum modulation.

Set the PLL:  $PLLDIG_PLLFM[SSCGBYP]$  field.

- 0 Spread spectrum modulation is not by passed.
- 1 Spread spectrum modulation is bypassed.

Note: PLLFM[SSCGBYP] must be cleared and PLLFD[SDMEN] must be set for the frequency modulation mechanism to be enabled.

Note: Frequency Modulation is only possible if  $PLLDIG\_PLLFM[STEPSIZE] * PLLDIG\_PLLFM[STEPNO]$  less than 18432.

	Property	Value
	type	ECUC-BOOLEAN-PARAM-DEF
	origin	NXP
	symbolicNameValue	false
	lowerMultiplicity	1
	upperMultiplicity	1
	postBuildVariantMultiplicity	N/A
	multiplicityConfigClasses	N/A
	postBuildVariantValue	true
	valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
		VARIANT-POST-BUILD: POST-BUILD
NXP Semicondue	default Value S	32 MCU Driver

### 4.349 Parameter McuPllFmSpreadctl

Modulation type selection:

- Center around nominal frequency.

- Spread below nominal frequency.

Configure the PLLDIG\_PLLFM[SPREADCTL] field register.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	Center_Spread
literals	['Center_Spread']

## 4.350 Parameter McuPllFmStepSize

Modulation period.

Sets the PLL:  $PLLDIG_PLLFM[STEPSIZE]$  field register.

STEPSIZE is the binary equivalent of the modulation period variable.

It is calculated as: StepSize = [McuPllFdMdp \* (McuPllDvMfi + McuPllFdMfn / 18432) \* 18432] / (100 \* McuPllFmStepNo).

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1

Property	Value
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	1023
min	0

## 4.351 Parameter McuPllFmStepNo

Increment step.

Sets the PLL: PLLDIG\_PLLFM[STEPNO] field register.

This field is the binary equivalent of the STEPNO variable.

It is calculated as: StepNo = McuClockReferencePointFrequency(McuPllClockSelection) / (2 \* McuPllFdFmod \* McuPllDvRdiv).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	2047
min	1

### 4.352 Parameter McuPllFdFmod

The modulation frequency. This should be set to the highest frequency component present in the modulating signal. Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	64000.0
min	0.0

## 4.353 Parameter McuPllFdMdp

The modulation depth percentage. This value indicates by how much the modulated variable varies around its unmodulated level.

It is calculated as the FrequencyDeviation (deviation from the carrier/nominal frequency) divided by the ModulatingSignalFrequency(Fmod).

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
VarueConnigCrasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	3.0
min	0.0

## 4.354 Parameter McuPllFdEmdp

The effective modulation depth percentage. Because of the rounding operations applied to StepSize and StepNo, the effective MDP may differ from the intended MDP (i.e. the value of 'McuPllFdMdp').

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	3
min	0

### 4.355 Parameter McuPllFdMfn

Numerator for fractional loop division factor - PLLDIG\_PLLFD[MFN].

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	32767
min	0

### 4.356 Parameter McuPllFdSdmen

Sigma Delta Modulation Enable.

Set the PLL: PLLDIG\_PLLFD[SDMEN] field register.

0 - Sigma delta modulation disabled.

1 - Sigma delta modulation enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.357 Parameter McuPllOdiv0\_En

PHI0 Divider enable.

Set the PLL:  $PLLDIG_PLLODIV0[DE]$  field register.

0 - Divider is disabled

1 - Divider is enabled

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.358 Parameter McuPllOdiv0\_Div

PHI0 Division value.

 $PLLDIG\_PLLODIV0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	255
min	0

## 4.359 Parameter McuPllOdiv1\_En

PHI1 Divider enable.

Set the PLL: PLLDIG\_PLLODIV1[DE] field register.

- 0 Divider is disabled
- 1 Divider is enabled

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.360 Parameter McuPllOdiv1\_Div

PHI1 Division value.

 $PLLDIG\_PLLODIV1[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

## 4.361 Container McuPll\_Parameter

Calculated values for PLL.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.362 Parameter PLL\_PHI0\_Frequency

Output value for CORE\_PLL\_PHI0\_CLK frequency.

For S32G2XX, the valid range is [0 ... 1000] MHz.

For S32R45, the valid range is  $[0 \dots 800]$  MHz.

For S32G3XX, the valid range is [0 ... 1311] MHz.

The valid value is 0 when disabled.

Note: This field must not be manually modified.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	1.311E9
min	0.0

### 4.363 Parameter PLL\_PHI1\_Frequency

Output value for CORE\_PLL\_PHI1\_CLK frequency.

The valid range is [2.54 ... 400] MHz, the valid value is 0 when disabled.

Note: This field must not be manually modified.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	1.0
min	0.0

## 4.364 Parameter PLL\_VCO\_Frequency

Output value for CORE\_VCO frequency.

For S32G2XX, the valid range is  $[1300 \dots 2000]$  MHz.

For S32R45, the valid range is  $[1300 \dots 1600]$  MHz.

For S32G3XX, the valid range is  $[1300 \dots 2622]$  MHz.

The valid value is 0 when disabled.

Note: This field must not be manually modified.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1

Property	Value
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	2.622E9
min	0.0

### 4.365 Container McuCoreDfs

This container provides the specific configuration for the CORE DFS.

Note: Implementation Specific Container.

Included subcontainers:

- $McuDfs_1$
- McuDfs\_2
- $\bullet$  McuDfs\_3
- McuDfs\_4
- $McuDfs_5$
- McuDfs\_6

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

# 4.366 Container McuDfs\_1

Configuration values for DFS $\_1$ .

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.367 Parameter McuDFSUnderMcuControl

Set this to TRUE if this DFS is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.368 Parameter McuDFSPort\_En

DFS1 Output Port Enable.

This field specifies whether MCU will control the configuration and functionality of CORE\_DFS1\_CLK inside the driver.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

#### 4.369 Parameter McuDFSPortMfi

This field provides the integer part of division factor for portn. - DFS\_DVPORT0[MFI].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	255
min	1

## 4.370 Parameter McuDFSPortMfn

This field provides the fractional part of division factor for portn. - DFS\_DVPORT0[MFN].

#### Tresos Configuration Plug-in

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	35
min	0

# 4.371 Parameter DFS\_CLK\_Frequency

Output value for  $CORE\_DFS1\_CLK$  frequency.

The valid range is  $[40 \dots 800]$  MHz, the valid value is 0 when disabled.

Note: This field must not be manually modified.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	8.0E8
min	0.0

## 4.372 Container McuDfs\_2

Configuration values for DFS\_2.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.373 Parameter McuDFSUnderMcuControl

Set this to TRUE if this DFS is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.374 Parameter McuDFSPort\_En

DFS2 Output Port Enable.

This field specifies whether MCU will control the configuration and functionality of CORE\_DFS2\_CLK inside the driver

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.375 Parameter McuDFSPortMfi

This field provides the integer part of division factor for portn. - DFS\_DVPORT1[MFI].

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	255
min	1

# 4.376 Parameter McuDFSPortMfn

This field provides the fractional part of division factor for portn. - DFS\_DVPORT1[MFN].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	35
min	0

# 4.377 Parameter DFS\_CLK\_Frequency

Output value for  $CORE\_DFS2\_CLK$  frequency.

The valid range is  $[40 \dots 800]$  MHz, the valid value is 0 when disabled.

Note: This field must not be manually modified.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	8.0E8
min	0.0

## 4.378 Container McuDfs\_3

Configuration values for DFS\_3.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.379 Parameter McuDFSUnderMcuControl

Set this to TRUE if this DFS is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.380 Parameter McuDFSPort\_En

DFS3 Output Port Enable.

This field specifies whether MCU will control the configuration and functionality of CORE\_DFS3\_CLK inside the driver.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

#### 4.381 Parameter McuDFSPortMfi

This field provides the integer part of division factor for portn. - DFS\_DVPORT2[MFI].

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	255
min	1

## 4.382 Parameter McuDFSPortMfn

This field provides the fractional part of division factor for portn. - DFS\_DVPORT2[MFN].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	35
min	0

# 4.383 Parameter DFS\_CLK\_Frequency

Output value for  $CORE\_DFS3\_CLK$  frequency.

The valid range is  $[40 \dots 500]$  MHz, the valid value is 0 when disabled.

Note: This field must not be manually modified.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	2.622E9
min	0.0

## 4.384 Container McuDfs\_4

Configuration values for DFS\_4.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.385 Parameter McuDFSUnderMcuControl

Set this to TRUE if this DFS is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.386 Parameter McuDFSPort\_En

DFS4 Output Port Enable.

This field specifies whether MCU will control the configuration and functionality of CORE\_DFS4\_CLK inside the driver.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

#### 4.387 Parameter McuDFSPortMfi

This field provides the integer part of division factor for portn. - DFS\_DVPORT3[MFI].

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	255
min	1

## 4.388 Parameter McuDFSPortMfn

This field provides the fractional part of division factor for portn. - DFS\_DVPORT3[MFN].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	35
min	0

# 4.389 Parameter DFS\_CLK\_Frequency

Output value for  $CORE\_DFS4\_CLK$  frequency.

For S32R45, the valid range is  $[40 \ \dots \ 400]$  MHz, the valid value is 0 when disabled.

Note: This field must not be manually modified.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	1.0
min	0.0

## 4.390 Container McuDfs\_5

Configuration values for DFS\_5.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.391 Parameter McuDFSUnderMcuControl

Set this to TRUE if this DFS is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.392 Parameter McuDFSPort\_En

DFS5 Output Port Enable.

This field specifies whether MCU will control the configuration and functionality of CORE\_DFS5\_CLK inside the driver.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

#### 4.393 Parameter McuDFSPortMfi

This field provides the integer part of division factor for portn. - DFS\_DVPORT4[MFI].

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	255
min	1

## 4.394 Parameter McuDFSPortMfn

This field provides the fractional part of division factor for portn. - DFS\_DVPORT4[MFN].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	35
min	0

# 4.395 Parameter DFS\_CLK\_Frequency

Output value for  $CORE\_DFS5\_CLK$  frequency.

The valid range is  $[2.54 \dots 600]$  MHz, the valid value is 0 when disabled.

Note: This field must not be manually modified.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	1.0
min	0.0

## 4.396 Container McuDfs\_6

Configuration values for DFS\_6.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.397 Parameter McuDFSUnderMcuControl

Set this to TRUE if this DFS is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.398 Parameter McuDFSPort\_En

DFS6 Output Port Enable.

This field specifies whether MCU will control the configuration and functionality of CORE\_DFS6\_CLK inside the driver.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.399 Parameter McuDFSPortMfi

This field provides the integer part of division factor for portn. - DFS\_DVPORT5[MFI].

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	255
min	1

## 4.400 Parameter McuDFSPortMfn

This field provides the fractional part of division factor for portn. - DFS\_DVPORT5[MFN].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	35
min	0

# 4.401 Parameter DFS\_CLK\_Frequency

Output value for  $CORE\_DFS6\_CLK$  frequency.

The valid range is  $[2.54 \dots 600]$  MHz, the valid value is 0 when disabled.

Note: This field must not be manually modified.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	1.0
min	0.0

## 4.402 Container McuPll\_1

This container provides the specific configuration for the PERIPH PLL.

Note: Implementation Specific Container.

Included subcontainers:

• McuPll\_Configuration

 $\bullet$  McuPll\_Parameter

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.403 Parameter McuPLLUnderMcuControl

Set this to TRUE if this PLL is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.404 Parameter McuPLLEnabled

0 - PeriphPLL is disabled.

1 - PeriphPLL is enabled (and can be used as a clock source).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.405 Parameter McuPllClockSelection

 ${\tt PLL \ Source \ Selection - PLLDIG\_PLLCLKMUX[REFCLKSEL]}.$ 

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'FXOSC_CLK']

## 4.406 Container McuPll\_Configuration

Configuration values for PLL.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.407 Parameter McuPllDvRdiv

Input clock predivider.

Sets the PLL: PLLDIG\_PLLDV[RDIV] field register.

This field controls the value of the divider on the input clock. The output of the predivider circuit generates the reference clock to the PLL analog loop.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	2
max	7
min	1

## 4.408 Parameter McuPllDvMfi

Loop multiplication factor divider.

Sets the PLL: PLLDIG\_PLLDV[MFI] field register.

This field controls the value of the divider in the feedback loop. The value specified by the MFD bits establishes the multiplication factor applied to the reference frequency. Divider value = MFD, where MFD should be choosen such that it does not violate VCO frequency specifications.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	60
max	255
min	1

## 4.409 Parameter McuPllFdMfn

Numerator for fractional loop division factor - PLLDIG\_PLLFD[MFN].

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true

#### Tresos Configuration Plug-in

Property	Value
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	32767
min	0

## 4.410 Parameter McuPllFdSdmen

Sigma Delta Modulation Enable.

Set the PLL:  $PLLDIG\_PLLFD[SDMEN]$  field register.

0 - Sigma delta modulation disabled.

1 - Sigma delta modulation enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.411 Parameter McuPllOdiv0\_En

PHI0 Divider enable.

Set the PLL: PLLDIG\_PLLODIV0[DE] field register.

0 - Divider is disabled

1 - Divider is enabled

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## $4.412 \quad Parameter \ McuPllOdiv0\_Div$

PHI0 Division value.

 $PLLDIG\_PLLODIV0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

# 4.413 Parameter McuPllOdiv1\_En

PHI1 Divider enable.

#### Tresos Configuration Plug-in

Set the PLL:  $PLLDIG_PLLODIV1[DE]$  field register.

0 - Divider is disabled

1 - Divider is enabled

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# ${\bf 4.414} \quad {\bf Parameter} \ {\bf McuPllOdiv1\_Div}$

PHI1 Division value.

 $PLLDIG\_PLLODIV1[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

## 4.415 Parameter McuPllOdiv2\_En

PHI2 Divider enable.

Set the PLL: PLLDIG\_PLLODIV2[DE] field register.

0 - Divider is disabled

1 - Divider is enabled

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.416 Parameter McuPllOdiv2\_Div

PHI2 Division value.

 $PLLDIG\_PLLODIV2[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### Tresos Configuration Plug-in

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

## 4.417 Parameter McuPllOdiv3\_En

PHI3 Divider enable.

Set the PLL: PLLDIG\_PLLODIV3[DE] field register.

0 - Divider is disabled

1 - Divider is enabled

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.418 Parameter McuPllOdiv3\_Div

PHI3 Division value.

 $PLLDIG\_PLLODIV3[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

# 4.419 Parameter McuPllOdiv4\_En

PHI4 Divider enable.

Set the PLL: PLLDIG\_PLLODIV4[DE] field register.

0 - Divider is disabled

1 - Divider is enabled

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.420 Parameter McuPllOdiv4\_Div

PHI4 Division value.

 $PLLDIG\_PLLODIV4[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

# 4.421 Parameter McuPllOdiv5\_En

PHI5 Divider enable.

Set the PLL: PLLDIG\_PLLODIV5[DE] field register.

0 - Divider is disabled

1 - Divider is enabled

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A

Property	Value
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.422 Parameter McuPllOdiv5\_Div

PHI5 Division value.

PLLDIG\_PLLODIV5[DIV] - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

## 4.423 Parameter McuPllOdiv6\_En

PHI6 Divider enable.

Set the PLL: PLLDIG\_PLLODIV6[DE] field register.

0 - Divider is disabled

1 - Divider is enabled

#### Tresos Configuration Plug-in

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.424 Parameter McuPllOdiv6\_Div

PHI6 Division value.

 $PLLDIG\_PLLODIV6[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

# 4.425 Parameter McuPllOdiv7\_En

PHI7 Divider enable.

Set the PLL: PLLDIG\_PLLODIV7[DE] field register.

0 - Divider is disabled

1 - Divider is enabled

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# ${\bf 4.426 \quad Parameter \ McuPllOdiv7\_Div}$

PHI7 Division value.

 $PLLDIG\_PLLODIV7[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses  VARIANT-PRE-COMPILE: PRE-Compile P	VARIANT-PRE-COMPILE: PRE-COMPILE
varueConnigCrasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

## 4.427 Container McuPll\_Parameter

Calculated values for PLL.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.428 Parameter PLL\_PHI0\_Frequency

Output value for PERIPH\_PLL\_PHI0\_CLK frequency.

For S32G2XX, the valid range is [100 ... 125] MHz.

For S32R45, the valid range is  $[0 \dots 125]$  MHz.

The valid value is 0 when disabled.

Note: This field must not be manually modified.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueConnigCrasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	1.25E8
min	0.0

## 4.429 Parameter PLL\_PHI1\_Frequency

Output value for PERIPH\_PLL\_PHI1\_CLK frequency.

The valid range is [0 ... 80] MHz, the valid value is 0 when disabled.

Note: This field must not be manually modified.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	8.0E7
min	0.0

## 4.430 Parameter PLL\_PHI2\_Frequency

Output value for PERIPH\_PLL\_PHI2\_CLK frequency.

For S32G2XX, the valid range is  $[40 \dots 80]$  MHz.

For S32R45, the valid range is [0 ... 80] MHz.

The valid value is 0 when disabled.

Note: This field must not be manually modified.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1

#### Tresos Configuration Plug-in

Property	Value	
postBuildVariantMultiplicity	N/A	
multiplicityConfigClasses	N/A	
postBuildVariantValue	true	
valueConfigClasses -	VARIANT-PRE-COMPILE: PRE-COMPILE	
varueCollingClasses	VARIANT-POST-BUILD: POST-BUILD	
defaultValue	0.0	
max	8.0E7	
min	0.0	

## 4.431 Parameter PLL\_PHI3\_Frequency

Output value for PERIPH\_PLL\_PHI3\_CLK frequency.

The valid range is [0 ... 133] MHz, the valid value is 0 when disabled.

Note: This field must not be manually modified.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueCollingClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	1.33E8
min	0.0

## 4.432 Parameter PLL\_PHI4\_Frequency

Output value for PERIPH\_PLL\_PHI4\_CLK frequency.

The valid range is  $[0 \dots 200]$  MHz, the valid value is 0 when disabled.

Note: This field must not be manually modified.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigCiasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	2.0E8
min	0.0

## 4.433 Parameter PLL\_PHI5\_Frequency

Output value for PERIPH\_PLL\_PHI5\_CLK frequency.

The valid range is  $[0 \dots 500]$  MHz, the valid value is 0 when disabled.

Note: This field must not be manually modified.

Property	Value	
type	ECUC-FLOAT-PARAM-DEF	
origin	NXP	
symbolicNameValue	false	
lowerMultiplicity	1	
upperMultiplicity	1	
postBuildVariantMultiplicity	N/A	
multiplicityConfigClasses	N/A	
postBuildVariantValue	true	
valueConfigClasses VARIANT-PRE-CO	VARIANT-PRE-COMPILE: PRE-COMPILE	
varueConnigClasses	VARIANT-POST-BUILD: POST-BUILD	
defaultValue	0.0	
max	1.25E8	
min	0.0	

## 4.434 Parameter PLL\_PHI6\_Frequency

Output value for PERIPH\_PLL\_PHI6\_CLK frequency.

Note: This field must not be manually modified.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	2.0E9
min	0.0

# 4.435 Parameter PLL\_PHI7\_Frequency

Output value for PERIPH\_PLL\_PHI7\_CLK frequency.

The valid range is  $[0 \dots 100]$  MHz, the valid value is 0 when disabled.

Note: This field must not be manually modified.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	1.0E8 <b>32 MCU Driver</b> NX
min	0.0

## 4.436 Parameter PLL\_VCO\_Frequency

Output value for PERIPH\_VCO frequency.

The valid range is [1300 ... 2000] MHz, the valid value is 0 when disabled.

Note: This field must not be manually modified.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	2.0E9
min	0.0

## 4.437 Container McuPeriphDfs

This container provides the specific configuration for the PERIPH DFS.

Note: Implementation Specific Container.

Included subcontainers:

- McuDfs\_1
- McuDfs\_2
- McuDfs\_3
- McuDfs\_4
- $McuDfs_5$
- McuDfs\_6

Property	Value

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.438 Container McuDfs\_1

Configuration values for DFS\_1.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.439 Parameter McuDFSUnderMcuControl

Set this to TRUE if this DFS is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false

Property	Value
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.440 Parameter McuDFSPort\_En

DFS1 Output Port Enable.

This field specifies whether MCU will control the configuration and functionality of PERIPH\_DFS1\_CLK inside the driver.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

#### 4.441 Parameter McuDFSPortMfi

This field provides the integer part of division factor for portn. - DFS\_DVPORT0[MFI].

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP

Property	Value
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	255
min	1

#### 4.442 Parameter McuDFSPortMfn

This field provides the fractional part of division factor for portn. - DFS\_DVPORT0[MFN].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	35
min	0

## 4.443 Parameter DFS\_CLK\_Frequency

Output value for PERIPH\_DFS1\_CLK frequency.

For S32R45, the valid range is [133... 532] MHz,

For S32GXXX, the valid range is [532 ... 800] MHz,

Note: This field must not be manually modified.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	8.0E8
min	0.0

## 4.444 Container McuDfs\_2

Configuration values for DFS\_2.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.445 Parameter McuDFSUnderMcuControl

Set this to TRUE if this DFS is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.446 Parameter McuDFSPort\_En

DFS2 Output Port Enable.

This field specifies whether MCU will control the configuration and functionality of PERIPH\_DFS2\_CLK inside the driver.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

#### 4.447 Parameter McuDFSPortMfi

This field provides the integer part of division factor for portn. - DFS\_DVPORT1[MFI].

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	255
min	1

## 4.448 Parameter McuDFSPortMfn

This field provides the fractional part of division factor for portn. - DFS\_DVPORT1[MFN].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	6
max	35
min	0

# 4.449 Parameter DFS\_CLK\_Frequency

Output value for PERIPH\_DFS2\_CLK frequency.

The valid range is  $[40 \dots 628]$  MHz, the valid value is 0 when disabled.

Note: This field must not be manually modified.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	6.28E8
min	0.0

## 4.450 Container McuDfs\_3

Configuration values for DFS\_3.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.451 Parameter McuDFSUnderMcuControl

Set this to TRUE if this DFS is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.452 Parameter McuDFSPort\_En

DFS3 Output Port Enable.

This field specifies whether MCU will control the configuration and functionality of PERIPH\_DFS3\_CLK inside the driver.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

#### 4.453 Parameter McuDFSPortMfi

This field provides the integer part of division factor for portn. - DFS\_DVPORT2[MFI].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	255
min	1

#### 4.454 Parameter McuDFSPortMfn

This field provides the fractional part of division factor for portn. - DFS\_DVPORT2[MFN].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	35
min	0

# 4.455 Parameter DFS\_CLK\_Frequency

Output value for PERIPH\_DFS3\_CLK frequency.

For S32R45, the valid range is [52 ... 208] MHz,

For S32GXXX, the valid range is [416 ... 800] MHz,

Note: This field must not be manually modified.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	8.0E8
min	0.0

# 4.456 Container McuDfs\_4

Configuration values for DFS $\_4$ .

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.457 Parameter McuDFSUnderMcuControl

Set this to TRUE if this DFS is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.458 Parameter McuDFSPort\_En

DFS4 Output Port Enable.

This field specifies whether MCU will control the configuration and functionality of PERIPH\_DFS4\_CLK inside the driver.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.459 Parameter McuDFSPortMfi

This field provides the integer part of division factor for portn. - DFS\_DVPORT3[MFI].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	255
min	1

## 4.460 Parameter McuDFSPortMfn

This field provides the fractional part of division factor for portn. - DFS\_DVPORT3[MFN].

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	35
min	0

## 4.461 Parameter DFS\_CLK\_Frequency

Output value for PERIPH\_DFS4\_CLK frequency.

The valid range is  $[2.54 \dots 600]$  MHz, the valid value is 0 when disabled.

Note: This field must not be manually modified.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	1.0
min	0.0

# 4.462 Container McuDfs\_5

Configuration values for DFS\_5.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.463 Parameter McuDFSUnderMcuControl

Set this to TRUE if this DFS is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.464 Parameter McuDFSPort\_En

DFS5 Output Port Enable.

This field specifies whether MCU will control the configuration and functionality of PERIPH\_DFS5\_CLK inside the driver.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.465 Parameter McuDFSPortMfi

This field provides the integer part of division factor for portn. - DFS\_DVPORT4[MFI].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	255
min	1

## 4.466 Parameter McuDFSPortMfn

This field provides the fractional part of division factor for portn. - DFS\_DVPORT4[MFN].

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	35
min	0

## 4.467 Parameter DFS\_CLK\_Frequency

Output value for PERIPH\_DFS5\_CLK frequency.

The valid range is  $[2.54 \dots 80]$  MHz, the valid value is 0 when disabled.

Note: This field must not be manually modified.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	8.0E7
min	0.0

## 4.468 Container McuDfs\_6

Configuration values for DFS\_6.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.469 Parameter McuDFSUnderMcuControl

Set this to TRUE if this DFS is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.470 Parameter McuDFSPort\_En

DFS6 Output Port Enable.

This field specifies whether MCU will control the configuration and functionality of PERIPH\_DFS6\_CLK inside the driver.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.471 Parameter McuDFSPortMfi

This field provides the integer part of division factor for portn. - DFS\_DVPORT5[MFI].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	255
min	1

## 4.472 Parameter McuDFSPortMfn

This field provides the fractional part of division factor for portn. - DFS\_DVPORT5[MFN].

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	35
min	0

## 4.473 Parameter DFS\_CLK\_Frequency

Output value for PERIPH\_DFS6\_CLK frequency.

The valid range is  $[2.54 \dots 300]$  MHz, the valid value is 0 when disabled.

Note: This field must not be manually modified.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	1.0
min	0.0

# 4.474 Container McuPll\_2

This container provides the specific configuration for the ACCEL\_PLL.

Note: Implementation Specific Container.

Included subcontainers:

- McuPll\_Configuration
- $\bullet$  McuPll\_Parameter

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.475 Parameter McuPLLUnderMcuControl

Set this to TRUE if this PLL is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.476 Parameter McuPLLEnabled

0 - ACCEL\_PLL is disabled.

1 - ACCEL\_PLL is enabled (and can be used as a clock source).

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.477 Parameter McuPllClockSelection

 ${\tt PLL \ Source \ Selection - PLLDIG\_PLLCLKMUX[REFCLKSEL]}.$ 

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'FXOSC_CLK']

# 4.478 Container McuPll\_Configuration

Configuration values for PLL.

Note: Implementation Specific Parameter.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.479 Parameter McuPllDvRdiv

Input clock predivider.

Sets the PLL: PLLDIG\_PLLDV[RDIV] field register.

This field controls the value of the divider on the input clock. The output of the predivider circuit generates the reference clock to the PLL analog loop.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	2
max	7
min	1

#### 4.480 Parameter McuPllDvMfi

Loop multiplication factor divider.

Sets the PLL: PLLDIG\_PLLDV[MFI] field register.

This field controls the value of the divider in the feedback loop. The value specified by the MFD bits establishes the multiplication factor applied to the reference frequency. Divider value = MFD, where MFD should be choosen such that it does not violate VCO frequency specifications.

Note: Implementation Specific Parameter.

max

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD 32.MCU Driver
etors   defaultValue	60

255

NXP Semicondu

## 4.481 Parameter McuPllFmSscgbyp

Modulation enable.

This bit enables spectrum modulation.

Set the PLL: PLLDIG\_PLLFM[SSCGBYP] field.

0 - Spread spectrum modulation is not bypassed.

1 - Spread spectrum modulation is bypassed.

Note: PLLFM[SSCGBYP] must be cleared and PLLFD[SDMEN] must be set for the frequency modulation mechanism to be enabled.

Note: Frequency Modulation is only possible if PLLDIG\_PLLFM[STEPSIZE] \* PLLDIG\_PLLFM[STEPNO] less than 18432.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.482 Parameter McuPllFmSpreadctl

Modulation type selection:

- Center around nominal frequency.
- Spread below nominal frequency.

Configure the  $PLLDIG\_PLLFM[SPREADCTL]$  field register.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	Center_Spread
literals	['Center_Spread']

## 4.483 Parameter McuPllFmStepSize

Modulation period.

Sets the PLL: PLLDIG\_PLLFM[STEPSIZE] field register.

STEPSIZE is the binary equivalent of the modulation period variable.

It is calculated as: StepSize = [McuPllFdMdp \* (McuPllDvMfi + McuPllFdMfn / 18432) \* 18432] / (100 \* McuPllFmStepNo).

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	1023
min	0

## 4.484 Parameter McuPllFmStepNo

Increment step.

Sets the PLL: PLLDIG\_PLLFM[STEPNO] field register.

This field is the binary equivalent of the STEPNO variable.

It is calculated as: StepNo = McuClockReferencePointFrequency(McuPllClockSelection) / (2 \* McuPllFdFmod \* McuPllDvRdiv).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	2047
min	1

## 4.485 Parameter McuPllFdFmod

The modulation frequency. This should be set to the highest frequency component present in the modulating signal.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE

Property	Value
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	64000.0
min	0.0

## 4.486 Parameter McuPllFdMdp

The modulation depth percentage. This value indicates by how much the modulated variable varies around its unmodulated level.

It is calculated as the FrequencyDeviation (deviation from the carrier/nominal frequency) divided by the ModulatingSignalFrequency(Fmod).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	3.0
min	0.0

# 4.487 Parameter McuPllFdEmdp

The effective modulation depth percentage. Because of the rounding operations applied to StepSize and StepNo, the effective MDP may differ from the intended MDP (i.e. the value of 'McuPllFdMdp').

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP

Property	Value
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	3
min	0

#### 4.488 Parameter McuPllFdMfn

Numerator for fractional loop division factor - PLLDIG\_PLLFD[MFN].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	32767
min	0

#### 4.489 Parameter McuPllFdSdmen

Sigma Delta Modulation Enable.

Set the PLL:  $PLLDIG\_PLLFD[SDMEN]$  field register.

- 0 Sigma delta modulation disabled.
- 1 Sigma delta modulation enabled.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.490 Parameter McuPllOdiv0\_En

PHI0 Divider enable.

Set the PLL: PLLDIG\_PLLODIV0[DE] field register.

0 - Divider is disabled

1 - Divider is enabled

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# ${\bf 4.491 \quad Parameter \ McuPllOdiv0\_Div}$

PHI0 Division value.

 $PLLDIG\_PLLODIV0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

## 4.492 Parameter McuPllOdiv1\_En

PHI1 Divider enable.

Set the PLL: PLLDIG\_PLLODIV1[DE] field register.

0 - Divider is disabled

1 - Divider is enabled

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.493 Parameter McuPllOdiv1\_Div

PHI1 Division value.

 $PLLDIG\_PLLODIV1[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

# 4.494 Container McuPll\_Parameter

Calculated values for PLL.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.495 Parameter PLL\_PHI0\_Frequency

Output value for ACCEL\_PLL\_PHI0\_CLK frequency.

The valid range is [0 ... 600] MHz, the valid value is 0 when disabled.

Note: This field must not be manually modified.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	6.0E8
min	0.0

## 4.496 Parameter PLL\_PHI1\_Frequency

Output value for ACCEL\_PLL\_PHI1\_CLK frequency.

The valid range is [0 ... 600] MHz, the valid value is 0 when disabled.

Note: This field must not be manually modified.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true

Property	Value
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	6.0E8
min	0.0

# 4.497 Parameter PLL\_VCO\_Frequency

Output value for ACCEL\_VCO frequency.

The valid range is  $[1300 \dots 2400]$  MHz, the valid value is 0 when disabled.

Note: This field must not be manually modified.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	2.4E9
min	0.0

# 4.498 Container McuPll\_3

This container provides the specific configuration for the DDR\_PLL.

Note: Implementation Specific Container.

Included subcontainers:

- McuPll\_Configuration
- McuPll\_Parameter

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.499 Parameter McuPLLUnderMcuControl

Set this to TRUE if this PLL is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

#### 4.500 Parameter McuPLLEnabled

0 - DDR\_PLL is disabled.

1 - DDR\_PLL is enabled (and can be used as a clock source).

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP

Property	Value
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.501 Parameter McuPllClockSelection

 ${\tt PLL \ Source \ Selection - PLLDIG\_PLLCLKMUX[REFCLKSEL]}.$ 

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	FIRC_CLK
literals	['FIRC_CLK', 'FXOSC_CLK']

## 4.502 Container McuPll\_Configuration

Configuration values for PLL.

Note: Implementation Specific Parameter.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.503 Parameter McuPllDvRdiv

Input clock predivider.

Sets the PLL:  $PLLDIG\_PLLDV[RDIV]$  field register.

This field controls the value of the divider on the input clock. The output of the predivider circuit generates the reference clock to the PLL analog loop.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	2
max	7
min	1

#### 4.504 Parameter McuPllDvMfi

Loop multiplication factor divider.

Sets the PLL: PLLDIG\_PLLDV[MFI] field register.

This field controls the value of the divider in the feedback loop. The value specified by the MFD bits establishes the multiplication factor applied to the reference frequency. Divider value = MFD, where MFD should be choosen such that it does not violate VCO frequency specifications.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	60
max	255
min	1

## 4.505 Parameter McuPllFmSscgbyp

Modulation enable.

This bit enables spectrum modulation.

Set the PLL:  $PLLDIG_PLLFM[SSCGBYP]$  field.

- 0 Spread spectrum modulation is not by passed.
- 1 Spread spectrum modulation is by passed.

Note: PLLFM[SSCGBYP] must be cleared and PLLFD[SDMEN] must be set for the frequency modulation mechanism to be enabled.

Note: Frequency Modulation is only possible if PLLDIG\_PLLFM[STEPSIZE] \* PLLDIG\_PLLFM[STEPNO] less than 18432.

	Property	Value
	type	ECUC-BOOLEAN-PARAM-DEF
	origin	NXP
	symbolicNameValue	false
	lowerMultiplicity	1
	upperMultiplicity	1
	postBuildVariantMultiplicity	N/A
	multiplicityConfigClasses	N/A
	postBuildVariantValue	true
	valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
		VARIANT-POST-BUILD: POST-BUILD
NXP Semicondue	default Value S	32 MCU Driver

## 4.506 Parameter McuPllFmSpreadctl

Modulation type selection:

- Center around nominal frequency.

- Spread below nominal frequency.

Configure the  $PLLDIG\_PLLFM[SPREADCTL]$  field register.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	Center_Spread
literals	['Center_Spread']

## 4.507 Parameter McuPllFmStepSize

Modulation period.

Sets the PLL: PLLDIG\_PLLFM[STEPSIZE] field register.

STEPSIZE is the binary equivalent of the modulation period variable.

It is calculated as: StepSize = [McuPllFdMdp \* (McuPllDvMfi + McuPllFdMfn / 18432) \* 18432] / (100 \* McuPllFmStepNo).

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1

Property	Value
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	1023
min	0

## 4.508 Parameter McuPllFmStepNo

Increment step.

Sets the PLL: PLLDIG\_PLLFM[STEPNO] field register.

This field is the binary equivalent of the STEPNO variable.

It is calculated as: StepNo = McuClockReferencePointFrequency(McuPllClockSelection) / (2 \* McuPllFdFmod \* McuPllDvRdiv).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1
max	2047
min	1

### 4.509 Parameter McuPllFdFmod

The modulation frequency. This should be set to the highest frequency component present in the modulating signal. Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	64000.0
min	0.0

## 4.510 Parameter McuPllFdMdp

The modulation depth percentage. This value indicates by how much the modulated variable varies around its unmodulated level.

It is calculated as the FrequencyDeviation (deviation from the carrier/nominal frequency) divided by the ModulatingSignalFrequency(Fmod).

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	3.0
min	0.0

## 4.511 Parameter McuPllFdEmdp

The effective modulation depth percentage. Because of the rounding operations applied to StepSize and StepNo, the effective MDP may differ from the intended MDP (i.e. the value of 'McuPllFdMdp').

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	3
min	0

## 4.512 Parameter McuPllFdMfn

Numerator for fractional loop division factor - PLLDIG\_PLLFD[MFN].

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	32767
min	0

### 4.513 Parameter McuPllFdSdmen

Sigma Delta Modulation Enable.

Set the PLL: PLLDIG\_PLLFD[SDMEN] field register.

0 - Sigma delta modulation enabled.

1 - Sigma delta modulation disabled.

Note: PLLFM[SSCGBYP] must be cleared and PLLFD[SDMEN] must be set for the frequency modulation mechanism to be enabled.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.514 Parameter McuPllOdiv0\_En

PHI0 Divider enable.

Set the PLL:  $PLLDIG_PLLODIV0[DE]$  field register.

0 - Divider is disabled

1 - Divider is enabled

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1

Property	Value
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.515 Parameter McuPllOdiv0\_Div

PHI0 Division value.

 $PLLDIG\_PLLODIV0[DIV]$  - This field provides the division value for the clock divider. The clock period of the clock after division

would be 'DIV+1' times the time period of the current input clock to the divider

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

## 4.516 Container McuPll\_Parameter

Calculated values for PLL.

Note: Implementation Specific Parameter.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.517 Parameter PLL\_PHI0\_Frequency

Output value for DDR\_PLL\_PHI0\_CLK frequency.

The valid range is  $[0 \dots 800]$  MHz, the valid value is 0 when disabled.

Note: This field must not be manually modified.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	8.0E8
min	0.0

## 4.518 Parameter PLL\_VCO\_Frequency

Output value for DDR\_PLL\_VCO frequency.

The valid range is  $[1300 \dots 1600]$  MHz, the valid value is 0 when disabled.

Note: This field must not be manually modified.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0.0
max	1.6E9
min	0.0

### 4.519 Container McuClkMonitor

This container contains the specific configuration (parameters) of the Clock Monitor Unit.

Each CMU is independently programmed. FIRC and FXOSC are used as the clock monitor references.

Detailed information on the CMUs can be found in the Clock Monitor Unit chapter.

This parameter is enabled only if "McuClockSrcFailureNotification" is enabled.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	28
upperMultiplicity	Infinite
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE

## 4.520 Parameter McuClockMonitorUnderMcuControl

Set this to TRUE if this clock monitor is under mcu control

If it is FALSE then the mcu driver will not write the corresponding registers.

The user must still set the values - they are used by the clock reference points

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.521 Parameter McuClkMonitorEn

Enables/Disables the clock monitor (CMU\_FC\_GCR[FCE]).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.522 Parameter McuCmuName

This is the name of the CMU.

With name convention: CMU\_FC\_[Number Of CMU Unit]\_[Name of Monitored clock].

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	CMU_FC_0_FXOSC_CLK
literals	

# ${\bf 4.523} \quad {\bf Parameter} \ {\bf McuAsyncFHHInterruptEn}$

This field is used to enable/disable FHH asynchronous interrupt at the module boundary. (CMU\_FC\_IER[FHHAIE]).

- 0 Asynchronous FHH Interrupt is Disabled
- 1 Asynchronous FHH Interrupt is Enabled

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false

Property	Value
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.524 Parameter McuAsyncFLLInterruptEn

This field is used to enable/disable FLL asynchronous interrupt at the module boundary. (CMU\_FC\_IER[FLLAIE]).

- 0 Asynchronous FLL Interrupt is Disabled
- 1 Asynchronous FLL Interrupt is Enabled

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# ${\bf 4.525 \quad Parameter \ McuSyncFHHInterruptEn}$

This field is used to enable/disable FHH synchronous interrupt at the module boundary.  $(CMU\_FC\_IER[FHHIE])$ .

- 0 Synchronous FHH Interrupt is Disabled
- 1 Synchronous FHH Interrupt is Enabled

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.526 Parameter McuSyncFLLInterruptEn

This field is used to enable/disable FLL synchronous interrupt at the module boundary. (CMU\_FC\_IER[FLLIE]).

0 - Synchronous FLL Interrupt is Disabled

1 - Synchronous FLL Interrupt is Enabled

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.527 Container McuClockReferencePoint

This container defines a reference point in the Mcu Clock tree. It defines the frequency which then can be used by other modules as an input value. Lower multiplicity is 1, as even in the simpliest case (only one frequency is used), there is one frequency to be defined.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	Infinite
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE

# ${\bf 4.528} \quad {\bf Parameter} \ {\bf McuClockReferencePointFrequency}$

This is the frequency for the specific instance of the McuClock ReferencePoint container.

It shall be given in Hz.

Calculated value.

Property	Value
type	ECUC-FLOAT-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	2.4E7
max	5.0E9
min	0.0

# ${\bf 4.529 \quad Parameter \ McuClock Frequency Select}$

Select clock source for the specific instance of the McuClockReferencePoint container.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false

Property	Value
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	XBAR_CLK
literals	['CUSTOM', 'XBAR_CLK', 'XBAR_DIV2_CLK', 'XBAR_DIV3_CLK', 'XBAR_DIV4_CLK', 'XBAR_DIV6_CLK', 'LBIST_CLK', 'DAPB_CLK', 'CLKOUT0', 'CLKOUT1', 'PER_CLK', 'FTM_0_REF_CLK', 'FTM_1_← REF_CLK', 'FLEXRAY_PE_CLK', 'CAN_PE_CLK', 'LIN_BAUD_CLK', 'LINFLEXD_CLK', 'GMAC_TS_CLK', 'GMAC0_TX_CLK', 'GMAC0_← RX_CLK', 'QSPI_2X_CLK', 'QSPI_1X_CLK', 'SDHC_CLK', 'GMAC0← REF_CLK', 'GMAC0_REF_DIV_CLK', 'SPI_CLK', 'A53_CORE_CLK', 'A53_CORE_DIV10_CLK', 'PFEMAC0_← TX_DIV_CLK', 'PFEMAC0_REF_DIV_CLK', 'PFEMAC0_RX_CLK', 'PFEMAC1_TX_DIV_CLK', 'PFEMAC1_REF_DIV_CLK', 'PFEMAC1← RX_CLK', 'PFEMAC2_TX_DIV_CLK', 'PFEMAC2_REF_DIV_CLK', 'PFEMAC2_RX_CLK', 'PFEMAC2_RX_CLK', 'PFEMAC2_RX_CLK', 'PFEMAC2_RX_CLK', 'PFEMAC2_RX_CLK', 'PFEMAC2_RX_CLK', 'PFEMAC2_RX_CLK', 'PFEMAC2_RX_CLK', 'SRVS← CLK', 'RTC_CLK', 'FXOSC_CLK', 'FIRC_CLK', 'SIRC_CLK', 'SNVS← CLK', 'RTC_CLK']

## 4.530 Container McuDemEventParameterRefs

Container for the references to DemEventParameter elements which shall be invoked using the API Dem\_SetEventStatus API in case the corresponding error occurs.

The EventId is taken from the referenced DemEventParameter's DemEventId value.

The standardized errors are provided in the container and can be extended by vendor specific error references.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE

## 4.531 Reference MCU\_E\_TIMEOUT\_FAILURE

Reference to configured DEM event to report Timeout failure.

Property	Value
type	ECUC-REFERENCE-DEF
origin	NXP
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
${\it requires Symbolic Name Value}$	true
destination	/AUTOSAR/EcucDefs/Dem/DemConfigSet/DemEventParameter

## 4.532 Reference MCU\_E\_INVALIDFXOSC\_CONFIG

Reference to configured DEM event to report a FXOSC invalid configuration event.

Property	Value
type	ECUC-REFERENCE-DEF
origin	NXP
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
${\it requires Symbolic Name Value}$	true
destination	/AUTOSAR/EcucDefs/Dem/DemConfigSet/DemEventParameter

## 4.533 Reference MCU\_E\_CLOCKMUXSWITCH\_FAILURE

Reference to configured DEM event to report a failed clock switch request.

Property	Value
type	ECUC-REFERENCE-DEF
origin	NXP
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
${\it requires Symbolic Name Value}$	true
destination	/AUTOSAR/EcucDefs/Dem/DemConfigSet/DemEventParameter

# ${\bf 4.534}\quad {\bf Reference\ MCU\_E\_CLOCK\_FAILURE}$

Reference to configured DEM event to report Clock source failure.

Property	Value
type	ECUC-REFERENCE-DEF
origin	AUTOSAR_ECUC
lowerMultiplicity	0
upperMultiplicity	1
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
postBuildVariantValue	false
valueConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE
${\bf requires Symbolic Name Value}$	False
destination	/AUTOSAR/EcucDefs/Dem/DemConfigSet/DemEventParameter

# 4.535 Container McuModeSettingConf

This container contains the configuration for the Mode setting of the MCU.

Note: Implementation Specific Parameter.

Included subcontainers:

• McuPartitionConfiguration

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	Infinite
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE

## 4.536 Parameter McuMode

This parameter shall represent the ID of the MCU mode.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	true
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	0
max	255
min	0

### 4.537 Parameter McuPowerMode

This parameter selects the Power Mode to be used.

For valid Mode transitions refers to "MC\_ME Mode Diagram" from Reference Manual.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1

Property	Value
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	RUN
literals	['RUN', 'CORE_STANDBY', 'SOC_STANDBY', 'FUNC_RESET', 'DEST_← RESET', 'CORE_WARM_RESET']

### 4.538 Parameter McuMainCoreSelect

This field is used to select which core will be designated as the Main Core.

The driver will configure the MC\_ME\_MAIN\_COREID[PIDX] and MC\_ME\_MAIN\_COREID[CIDX] register fields based on this parameter.

This field is modifiable only when McuPowerMode = 'SOC\_STANDBY'.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
${\it symbolic} Name Value$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	HSE_CM7
literals	['CM7_0', 'CM7_1', 'CM7_2', 'CM7_3', 'HSE_CM7', 'A53_0', 'A53_1', 'A53_2', 'A53_3', 'A53_4', 'A53_5', 'A53_6', 'A53_7']

## 4.539 Parameter McuEnableSleepOnExit

Indicates sleep-on-exit when returning from Handler mode to Thread mode:

0 - Do not sleep when returning to Thread mode.

1 - Enter sleep, or deep sleep, on return from an ISR.

Setting this bit to 1 enables an interrupt driven application to avoid returning to an empty main application.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.540 Container McuPartitionConfiguration

This section generates control signals based on the logic partitions implemented inside it. The logic partition refers to SoC blocks controlled by single partition of MC\_ME. Each of the MC\_ME partition implements or control a set of logic functionality using the MC\_ME partition processes hardware.

Note: Implementation Specific Parameter.

Included subcontainers:

- McuPartition0Config
- McuPartition1Config
- McuPartition2Config
- $\bullet \quad McuPartition 3 Config\\$
- McuPartition4Config
- $\bullet \quad McuPartition 5 Config\\$
- $\bullet \quad McuPartition 6 Config\\$
- McuPartition7Config
- McuPeripheral

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.541 Container McuPartition0Config

This container contains the configuration for Partition 0.

Included subcontainers:

- McuCore0Configuration
- $\bullet \quad McuCore1Configuration \\$
- McuCore2Configuration
- McuCore4Configuration

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.542 Parameter McuPartitionUnderMcuControl

Set this to TRUE if Partition 0 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN0 or PRST0).

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1

Property	Value
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

#### 4.543 Parameter McuPartitionPowerUnderMcuControl

Set this to TRUE if Partition 0 Power Management is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN0\_PCONF). This means that the setting configured by node "McuPartitionClockEnable" will be left untouched (i.e. the configuration will not have any effect in hardware).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.544 Parameter McuPrtnCofb0UnderMcuControl

Set this to TRUE if PRTN0\_COFB0 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN0\_COFB0). This means that all the peripherals under the 'McuPeripheral' list prefixed by 'PRTN0\_COFB0' will be left untouched (i.e. the configuration will not have any effect in hardware).

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.545 Parameter McuPrstCofb0UnderMcuControl

Set this to TRUE if PRST0\_0 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRST0\_0).

This means that all the peripherals under the 'McuPeripheral' list prefixed by 'PRST0\_COFB0' will be left untouched (i.e. the configuration will not have any effect in hardware).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.546 Parameter McuPartitionClockEnable

Configures the MC\_ME\_PRTN0\_PCONF[PCE] register field.

This bit controls whether the clock to IPs (other than core(s)) in the partition are enabled or disabled.

0b - Disable the clock to IPs.

1b - Enable the clock to IPs.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.547 Parameter McuPartitionResetEnable

Partition 0 corresponds to the Main Reset Partition which is automatically released from reset after POR, destructive or functional reset.

This bit controls whether the reset signal to IPs (other than core(s)) in the partition is asserted or deasserted.

0b - Deassert the reset signal to IPs.

1b - Assert the reset signal to IPs.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.548 Container McuCore0Configuration

This container contains the configuration for the CM7\_0 core within Partition 0.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.549 Parameter McuCoreUnderMcuControl

Set this to TRUE if CM7\_0 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN0\_CORE0 and PRST0\_0).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.550 Parameter McuCoreClockEnable

Configures the MC\_ME\_PRTN0\_CORE0\_PCONF[CCE] register field.

This bit controls whether the clock to CM7 0 is enabled or disabled.

0 - CM7\_0 Core Clock is Disabled.

1 - CM7 0 Core Clock is Enabled.

Warning: When disabling the core clock, the driver

will busy-wait until the corresponding MC\_ME\_PRTN0\_CORE0\_STAT[WFI]

flag is set. This means that the core to be shutdown must always

execute an WFI as its last instruction.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.551 Parameter McuCoreResetEnable

Configures the MC\_RGM\_PRST0\_0[PERIPH\_0\_RST] register field.

This bit controls whether the CM7\_0 reset is asserted or deasserted.

0 - CM7\_0 Core Reset is Deasserted.

1 - CM7 0 Core Reset is Asserted.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1

Property	Value
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.552 Parameter McuCoreBootAddress

Configures the MC\_ME\_PRTN0\_CORE0\_ADDR[ADDR] register field.

This register controls the boot address of the CM7\_0 core.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding CM7\_0 core

 ${\it clock} \ is \ enabled \ and \ McuCoreControlConfiguration/McuCoreBootAddressControl$ 

is 'true'.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	4294967292
min	0

## 4.553 Parameter McuCoreBootAddressLinkerSym

Configures the MC\_ME\_PRTN0\_CORE0\_ADDR[ADDR] register field.

This register controls the boot address of the CM7\_0 core.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding CM7\_0 core

 ${\it clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl}$ 

is 'true'.

Note: If this parameter is empty, then the boot address

(integer value) defined by 'McuCoreBootAddress' will be used.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-STRING-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	

# 4.554 Container McuCore1Configuration

This container contains the configuration for the CM7\_1 core within Partition 0.

Note: Implementation Specific Parameter.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.555 Parameter McuCoreUnderMcuControl

Set this to TRUE if CM7\_1 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN0\_CORE1 and PRST0\_0).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.556 Parameter McuCoreClockEnable

Configures the MC\_ME\_PRTN0\_CORE1\_PCONF[CCE] register field.

This bit controls whether the clock to CM7\_1 is enabled or disabled.

0 - CM7\_1 Core Clock is Disabled.

1 - CM7\_1 Core Clock is Enabled.

Warning: When disabling the core clock, the driver

will busy-wait until the corresponding MC\_ME\_PRTN0\_CORE1\_STAT[WFI]

flag is set. This means that the core to be shutdown must always

execute an WFI as its last instruction.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.557 Parameter McuCoreResetEnable

Configures the MC\_RGM\_PRST0\_0[PERIPH\_1\_RST] register field.

This bit controls whether the CM7\_1 reset is asserted or deasserted.

0 - CM7\_1 Core Reset is Deasserted.

1 - CM7\_1 Core Reset is Asserted.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.558 Parameter McuCoreBootAddress

Configures the MC\_ME\_PRTN0\_CORE1\_ADDR[ADDR] register field.

This register controls the boot address of the CM7\_1 core.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding CM7\_1 core

 ${\it clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl}$ 

is 'true'.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	4294967292
min	0

## 4.559 Parameter McuCoreBootAddressLinkerSym

Configures the MC\_ME\_PRTN0\_CORE1\_ADDR[ADDR] register field.

This register controls the boot address of the CM7\_1 core.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding CM7\_1 core

 ${\it clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl}$ 

is 'true'.

Note: If this parameter is empty, then the boot address

(integer value) defined by 'McuCoreBootAddress' will be used.

Property	Value
type	ECUC-STRING-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	

## 4.560 Container McuCore2Configuration

This container contains the configuration for the CM7\_2 core within Partition 0.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.561 Parameter McuCoreUnderMcuControl

Set this to TRUE if CM7 $\_2$  is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN0\_CORE2 and PRST0\_0).

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF

Property	Value
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.562 Parameter McuCoreClockEnable

Configures the MC\_ME\_PRTN0\_CORE2\_PCONF[CCE] register field.

This bit controls whether the clock to CM7\_2 is enabled or disabled.

0 - CM7\_2 Core Clock is Disabled.

1 - CM7\_2 Core Clock is Enabled.

Warning: When disabling the core clock, the driver

will busy-wait until the corresponding MC\_ME\_PRTN0\_CORE2\_STAT[WFI]

flag is set. This means that the core to be shutdown must always

execute an WFI as its last instruction.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.563 Parameter McuCoreResetEnable

Configures the MC\_RGM\_PRST0\_0[PERIPH\_2\_RST] register field.

This bit controls whether the CM7\_2 reset is asserted or deasserted.

0 - CM7\_2 Core Reset is Deasserted.

1 - CM7\_2 Core Reset is Asserted.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.564 Parameter McuCoreBootAddress

Configures the MC\_ME\_PRTN0\_CORE2\_ADDR[ADDR] register field.

This register controls the boot address of the CM7\_2 core.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding CM7\_2 core

 ${\it clock} \ is \ enabled \ and \ McuCoreControlConfiguration/McuCoreBootAddressControl$ 

is 'true'.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP

Property	Value
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	4294967292
min	0

## 4.565 Parameter McuCoreBootAddressLinkerSym

Configures the MC\_ME\_PRTN0\_CORE2\_ADDR[ADDR] register field.

This register controls the boot address of the CM7\_2 core.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding CM7\_2 core

 ${\it clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl}$ 

is 'true'.

Note: If this parameter is empty, then the boot address

(integer value) defined by 'McuCoreBootAddress' will be used.

Note: Implementation Specific Parameter.

Value
ECUC-STRING-PARAM-DEF
NXP
false
1
1
N/A
N/A
true
VARIANT-PRE-COMPILE: PRE-COMPILE
VARIANT-POST-BUILD: POST-BUILD
32 MCU Driver

NXP Semiconductors S32 MCU Driver 339

### 4.566 Container McuCore4Configuration

This container contains the configuration for the CM7\_3 core within Partition 0.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.567 Parameter McuCoreUnderMcuControl

Set this to TRUE if CM7\_3 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN0\_CORE4 and PRST0\_0).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.568 Parameter McuCoreClockEnable

Configures the MC\_ME\_PRTN0\_CORE4\_PCONF[CCE] register field.

This bit controls whether the clock to CM7 3 is enabled or disabled.

0 - CM7\_3 Core Clock is Disabled.

1 - CM7 3 Core Clock is Enabled.

Warning: When disabling the core clock, the driver

will busy-wait until the corresponding MC\_ME\_PRTN0\_CORE4\_STAT[WFI]

flag is set. This means that the core to be shutdown must always

execute an WFI as its last instruction.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.569 Parameter McuCoreResetEnable

Configures the MC\_RGM\_PRST0\_0[PERIPH\_6\_RST] register field.

This bit controls whether the CM7\_3 reset is asserted or deasserted.

0 - CM7\_3 Core Reset is Deasserted.

1 - CM7 3 Core Reset is Asserted.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1

Property	Value
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.570 Parameter McuCoreBootAddress

Configures the MC\_ME\_PRTN0\_CORE4\_ADDR[ADDR] register field.

This register controls the boot address of the CM7\_3 core.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding CM7\_3 core

 ${\it clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl}$ 

is 'true'.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	4294967292
min	0

### 4.571 Parameter McuCoreBootAddressLinkerSym

Configures the MC\_ME\_PRTN0\_CORE4\_ADDR[ADDR] register field.

This register controls the boot address of the CM7\_3 core.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding CM7\_3 core

 ${\it clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl}$ 

is 'true'.

Note: If this parameter is empty, then the boot address

(integer value) defined by 'McuCoreBootAddress' will be used.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-STRING-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	

# 4.572 Container McuPartition1Config

This container contains the configuration for Partition 1.

Included subcontainers:

- McuCore0Configuration
- McuCore1Configuration
- McuCore2Configuration

- McuCore3Configuration
- $\bullet \quad McuCore 4 Configuration \\$
- McuCore5Configuration
- McuCore6Configuration
- McuCore7Configuration

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.573 Parameter McuPartitionUnderMcuControl

Set this to TRUE if Partition 1 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN1 or PRST1).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.574 Parameter McuPartitionPowerUnderMcuControl

Set this to TRUE if Partition 1 Power Management is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN1\_PCONF or

 $PRST1\_0[PERIPH\_64\_RST]$  or RDC1).

This means that the settings configured by nodes "McuPartitionClockEnable" and "McuPartitionResetEnable" will be left untouched (i.e. the configuration will not have any effect in hardware).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

#### 4.575 Parameter McuPrtnCofb0UnderMcuControl

Set this to TRUE if PRTN1\_COFB0 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN1\_COFB0). This means that all the peripherals under the 'McuPeripheral' list prefixed by 'PRTN1\_COFB0' will be left untouched (i.e. the configuration will not have any effect in hardware).

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.576 Parameter McuPrstCofb0UnderMcuControl

Set this to TRUE if PRST1\_0 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRST1\_0).

This means that all the peripherals under the 'McuPeripheral' list prefixed by 'PRST1\_COFB0'  $\,$ 

will be left untouched (i.e. the configuration will not have any effect in hardware).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.577 Parameter McuPartitionClockEnable

Configures the MC\_ME\_PRTN1\_PCONF[PCE] register field.

This bit controls whether the clock to IPs (other than core(s)) in the partition are enabled or disabled.

0b - Disable the clock to IPs.

1b - Enable the clock to IPs.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

#### 4.578 Parameter McuPartitionResetEnable

Configures the MC\_RGM\_PRST1\_0[PERIPH\_64\_RST] and RDC1\_CTRL\_REG[INTERCONNECT\_INTERFACE\_DISABIRED register fields.

This bit controls whether the reset signal to IPs (other than core(s)) in the partition is asserted or deasserted.

0b - Deassert the reset signal to IPs.

1b - Assert the reset signal to IPs.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.579 Container McuCore0Configuration

This container contains the configuration for the Cortex-A53 CORE 0 cluster 0 within Partition 1.

Note: Implementation Specific Parameter.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.580 Parameter McuCoreUnderMcuControl

Set this to TRUE if Cortex-A53 CORE 0 cluster 0 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN1\_CORE0 and PRST1\_0).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

#### 4.581 Parameter McuCoreClockEnable

Configures the MC\_ME\_PRTN1\_COREO\_PCONF[CCE] register field.

Lockstep mode: These registers control CA53 cluster0?1.

Performance mode: These registers control CA53 cluster0.

0 - CA53 cluster0 Core Clock is Disabled.

1 - CA53 cluster0 Core Clock is Enabled.

Warning: When disabling the core clock, the driver

will busy-wait until the corresponding MC\_ME\_PRTN1\_CORE0\_STAT[WFI]

flag is set. This means that the core to be shutdown must always

execute an WFI as its last instruction.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.582 Parameter McuCoreResetEnable

Configures the MC\_RGM\_PRST1\_0[PERIPH\_65\_RST] register field.

This bit controls whether the  $A53\_0$  reset is asserted or deasserted.

0 - Cortex-A53 CORE 0 cluster 0 Reset is Deasserted.

1 - Cortex-A53 CORE 0 cluster 0 Reset is Asserted.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.583 Parameter McuCoreBootAddress

Configures the MC\_ME\_PRTN1\_CORE0\_ADDR[ADDR] register field.

This register controls the boot address of the Cortex-A53 CORE 0 cluster 0.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding Cortex-A53 CORE 0 cluster 0

 ${\it clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl}$ 

is 'true'.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	4294967292
min	0

# 4.584 Parameter McuCoreBootAddressLinkerSym

Configures the MC\_ME\_PRTN1\_COREO\_ADDR[ADDR] register field.

This register controls the boot address of the Cortex-A53 CORE 0 cluster 0.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding Cortex-A53 CORE 0 cluster 0 clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl is 'true'.

Note: If this parameter is empty, then the boot address

(integer value) defined by 'McuCoreBootAddress' will be used.

Property	Value
type	ECUC-STRING-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	

## 4.585 Container McuCore1Configuration

This container contains the configuration for the Cortex-A53 CORE 1 cluster 0 within Partition 1.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.586 Parameter McuCoreUnderMcuControl

Set this to TRUE if Cortex-A53 CORE 1 cluster 0 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN1\_CORE1 and PRST1\_0).

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF

Property	Value
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.587 Parameter McuCoreClockEnable

Configures the MC\_ME\_PRTN1\_CORE1\_PCONF[CCE] register field.

 $This \ bit \ is \ reserved. \ To \ enable \ Cortex-A53 \ CORE \ 1 \ cluster \ 0 \ please \ configure \ McuCore 0 Configuration/McuCore Clock Enable.$ 

Warning: When disabling the core clock, the driver

will busy-wait until the corresponding MC\_ME\_PRTN1\_CORE1\_STAT[WFI]

flag is set. This means that the core to be shutdown must always

execute an WFI as its last instruction.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.588 Parameter McuCoreResetEnable

Configures the MC\_RGM\_PRST1\_0[PERIPH\_66\_RST] register field.

This bit controls whether the Cortex-A53 CORE 1 cluster 0 reset is asserted or deasserted.

0 - Cortex-A53 CORE 1 cluster 0 Core Reset is Deasserted.

1 - Cortex-A53 CORE 1 cluster 0 Core Reset is Asserted.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

#### 4.589 Parameter McuCoreBootAddress

Configures the MC\_ME\_PRTN1\_CORE1\_ADDR[ADDR] register field.

This register controls the boot address of the Cortex-A53 CORE 1 cluster 0.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding Cortex-A53 CORE 1 cluster 0

 ${\it clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl}$ 

is 'true'.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP

Property	Value
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueConnigCrasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	4294967292
min	0

## 4.590 Parameter McuCoreBootAddressLinkerSym

Configures the MC\_ME\_PRTN1\_CORE1\_ADDR[ADDR] register field.

This register controls the boot address of the Cortex-A53 CORE 1 cluster 0.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding Cortex-A53 CORE 1 cluster 0 clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl is 'true'.

Note: If this parameter is empty, then the boot address

(integer value) defined by 'McuCoreBootAddress' will be used.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-STRING-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	

354 S32 MCU Driver NXP Semiconductors

### 4.591 Container McuCore2Configuration

This container contains the configuration for the Cortex-A53 CORE 0 cluster 1 within Partition 1.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.592 Parameter McuCoreUnderMcuControl

Set this to TRUE if Cortex-A53 CORE 0 cluster 1 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN1\_CORE2 and PRST1\_0).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.593 Parameter McuCoreClockEnable

Configures the MC\_ME\_PRTN1\_CORE2\_PCONF[CCE] register field.

Lockstep mode: These registers are reserved.

Performance mode: These registers control CA53 cluster1.

0 - Cortex-A53 CORE 0 cluster 1 Core Clock is Disabled.

1 - Cortex-A53 CORE 0 cluster 1 Core Clock is Enabled.

Warning: When disabling the core clock, the driver

will busy-wait until the corresponding MC\_ME\_PRTN1\_CORE2\_STAT[WFI]

flag is set. This means that the core to be shutdown must always

execute an WFI as its last instruction.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

#### 4.594 Parameter McuCoreResetEnable

Configures the MC\_RGM\_PRST1\_0[PERIPH\_67\_RST] register field.

This bit controls whether the Cortex-A53 CORE 0 cluster 1 reset is asserted or deasserted.

0 - Cortex-A53 CORE 0 cluster 1 Core Reset is Deasserted.

1 - Cortex-A53 CORE 0 cluster 1 Core Reset is Asserted.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP

Property	Value
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.595 Parameter McuCoreBootAddress

Configures the MC\_ME\_PRTN1\_CORE2\_ADDR[ADDR] register field.

This register controls the boot address of the Cortex-A53 CORE 0 cluster 1.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding Cortex-A53 CORE 0 cluster 1  $\,$ 

 ${\it clock} \ is \ enabled \ and \ McuCoreControlConfiguration/McuCoreBootAddressControl$ 

is 'true'.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueCollingClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	4294967292
min	0

### 4.596 Parameter McuCoreBootAddressLinkerSym

Configures the MC\_ME\_PRTN1\_CORE2\_ADDR[ADDR] register field.

This register controls the boot address of the Cortex-A53 CORE 0 cluster 1.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding Cortex-A53 CORE 0 cluster 1

 ${\it clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl}$ 

is 'true'.

Note: If this parameter is empty, then the boot address

(integer value) defined by 'McuCoreBootAddress' will be used.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-STRING-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	

# 4.597 Container McuCore3Configuration

This container contains the configuration for the Cortex-A53 CORE 1 cluster 1 within Partition 1.

Note: Implementation Specific Parameter.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.598 Parameter McuCoreUnderMcuControl

Set this to TRUE if Cortex-A53 CORE 1 cluster 1 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN1\_CORE3 and PRST1\_0).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

#### 4.599 Parameter McuCoreClockEnable

Configures the MC\_ME\_PRTN1\_CORE3\_PCONF[CCE] register field.

 $This \ bit \ is \ reserved. \ To \ enable \ Cortex-A53 \ CORE \ 1 \ cluster \ 1 \ please \ configure \ McuCore 2 Configuration/McuCore Clock Enable.$ 

Warning: When disabling the core clock, the driver

will busy-wait until the corresponding MC\_ME\_PRTN1\_CORE3\_STAT[WFI]

flag is set. This means that the core to be shutdown must always

execute an WFI as its last instruction.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.600 Parameter McuCoreResetEnable

Configures the MC\_RGM\_PRST1\_0[PERIPH\_68\_RST] register field.

This bit controls whether the Cortex-A53 CORE 1 cluster 1 reset is asserted or deasserted.

0 - Cortex-A53 CORE 1 cluster 1 Core Reset is Deasserted.

1 - Cortex-A53 CORE 1 cluster 1 Core Reset is Asserted.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.601 Parameter McuCoreBootAddress

Configures the MC\_ME\_PRTN1\_CORE3\_ADDR[ADDR] register field.

This register controls the boot address of the Cortex-A53 CORE 1 cluster 1.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding Cortex-A53 CORE 1 cluster 1

 ${\it clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl}$ 

is 'true'.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	4294967292
min	0

# 4.602 Parameter McuCoreBootAddressLinkerSym

Configures the MC\_ME\_PRTN1\_CORE3\_ADDR[ADDR] register field.

This register controls the boot address of the Cortex-A53 CORE 1 cluster 1.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding Cortex-A53 CORE 1 cluster 1 clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl is 'true'.

Note: If this parameter is empty, then the boot address

(integer value) defined by 'McuCoreBootAddress' will be used.

Property	Value
type	ECUC-STRING-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	

## 4.603 Container McuCore4Configuration

This container contains the configuration for the Cortex-A53 CORE 2 cluster 0 core within Partition 1.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.604 Parameter McuCoreUnderMcuControl

Set this to TRUE if Cortex-A53 CORE 2 cluster 0 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN1\_CORE4 and PRST1\_0).

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF

Property	Value
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.605 Parameter McuCoreClockEnable

Configures the MC\_ME\_PRTN1\_CORE4\_PCONF[CCE] register field.

 $This \ bit \ is \ reserved. \ To \ enable \ Cortex-A53 \ CORE \ 2 \ cluster \ 0 \ please \ configure \ McuCore O Configuration/McuCore Clock Enable.$ 

Warning: When disabling the core clock, the driver

will busy-wait until the corresponding MC\_ME\_PRTN1\_CORE0\_STAT[WFI]

flag is set. This means that the core to be shutdown must always

execute an WFI as its last instruction.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

#### 4.606 Parameter McuCoreResetEnable

Configures the MC\_RGM\_PRST1\_0[PERIPH\_69\_RST] register field.

This bit controls whether the Cortex-A53 CORE 2 cluster 0 reset is asserted or deasserted.

0 - Cortex-A53 CORE 2 cluster 0 Core Reset is Deasserted.

1 - Cortex-A53 CORE 2 cluster 0 Core Reset is Asserted.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

#### 4.607 Parameter McuCoreBootAddress

Configures the MC\_ME\_PRTN1\_CORE4\_ADDR[ADDR] register field.

This register controls the boot address of the Cortex-A53 CORE 2 cluster 0 core.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding A53\_0 core

 ${\it clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl}$ 

is 'true'.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP

Property	Value
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	4294967292
min	0

## 4.608 Parameter McuCoreBootAddressLinkerSym

Configures the MC\_ME\_PRTN1\_CORE4\_ADDR[ADDR] register field.

This register controls the boot address of the Cortex-A53 CORE 2 cluster 0 core.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding Cortex-A53 CORE 2 cluster 0 core clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl is 'true'.

Note: If this parameter is empty, then the boot address

(integer value) defined by 'McuCoreBootAddress' will be used.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-STRING-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	22 MCII Dairean

NXP Semiconductors S32 MCU Driver 365

## 4.609 Container McuCore5Configuration

This container contains the configuration for the Cortex-A53 CORE 3 cluster 0 within Partition 1.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.610 Parameter McuCoreUnderMcuControl

Set this to TRUE if Cortex-A53 CORE 3 cluster 0 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN1\_CORE1 and PRST1\_0).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.611 Parameter McuCoreClockEnable

Configures the MC\_ME\_PRTN1\_CORE1\_PCONF[CCE] register field.

This bit is reserved. To enable Cortex-A53 CORE 3 cluster 0 please configure McuCore0Configuration/McuCoreClockEnable.

Warning: When disabling the core clock, the driver

will busy-wait until the corresponding MC\_ME\_PRTN1\_CORE1\_STAT[WFI]

flag is set. This means that the core to be shutdown must always

execute an WFI as its last instruction.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

#### 4.612 Parameter McuCoreResetEnable

Configures the MC\_RGM\_PRST1\_0[PERIPH\_70\_RST] register field.

This bit controls whether the Cortex-A53 CORE 3 cluster 0 reset is asserted or deasserted.

- 0 Cortex-A53 CORE 3 cluster 0 Core Reset is Deasserted.
- 1 Cortex-A53 CORE 3 cluster 0 Core Reset is Asserted.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
ctvalueConfigClasses S	VARIANT-PRE-COMPILE: PRE-COMPILE  32 MCU Prixer
defaultValue	true

### 4.613 Parameter McuCoreBootAddress

Configures the MC\_ME\_PRTN1\_CORE1\_ADDR[ADDR] register field.

This register controls the boot address of the Cortex-A53 CORE 3 cluster 0.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding Cortex-A53 CORE 3 cluster 0

 ${\it clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl}$ 

is 'true'.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	4294967292
min	0

## 4.614 Parameter McuCoreBootAddressLinkerSym

Configures the MC\_ME\_PRTN1\_CORE1\_ADDR[ADDR] register field.

This register controls the boot address of the Cortex-A53 CORE 3 cluster 0.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding Cortex-A53 CORE 3 cluster 0

clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl

is 'true'.

Note: If this parameter is empty, then the boot address

(integer value) defined by 'McuCoreBootAddress' will be used.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-STRING-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	

# 4.615 Container McuCore6Configuration

This container contains the configuration for the Cortex-A53 CORE 2 cluster 1 within Partition 1.

Note: Implementation Specific Parameter.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.616 Parameter McuCoreUnderMcuControl

Set this to TRUE if Cortex-A53 CORE 2 cluster 1 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN1\_CORE2 and PRST1\_0).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.617 Parameter McuCoreClockEnable

Configures the MC\_ME\_PRTN1\_CORE2\_PCONF[CCE] register field.

 $This \ bit \ is \ reserved. \ To \ enable \ Cortex-A53 \ CORE \ 2 \ cluster \ 1 \ please \ configure \ McuCore \ 2 \ configuration/McuCore \ Clock Enable.$ 

Warning: When disabling the core clock, the driver

will busy-wait until the corresponding MC\_ME\_PRTN1\_CORE2\_STAT[WFI]

flag is set. This means that the core to be shutdown must always

execute an WFI as its last instruction.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

#### 4.618 Parameter McuCoreResetEnable

Configures the MC\_RGM\_PRST1\_0[PERIPH\_71\_RST] register field.

This bit controls whether the Cortex-A53 CORE 2 cluster 1 reset is asserted or deasserted.

0 - Cortex-A53 CORE 2 cluster 1 Core Reset is Deasserted.

1 - Cortex-A53 CORE 2 cluster 1 Core Reset is Asserted.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

#### 4.619 Parameter McuCoreBootAddress

Configures the MC\_ME\_PRTN1\_CORE2\_ADDR[ADDR] register field.

This register controls the boot address of the Cortex-A53 CORE 2 cluster 1.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding Cortex-A53 CORE 2 cluster 1

 ${\it clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl}$ 

is 'true'.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP

Property	Value
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	4294967292
min	0

## 4.620 Parameter McuCoreBootAddressLinkerSym

Configures the MC\_ME\_PRTN1\_CORE2\_ADDR[ADDR] register field.

This register controls the boot address of the Cortex-A53 CORE 2 cluster 1.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding Cortex-A53 CORE 2 cluster 1 clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl is 'true'.

Note: If this parameter is empty, then the boot address

(integer value) defined by 'McuCoreBootAddress' will be used.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-STRING-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	

372 S32 MCU Driver NXP Semiconductors

### 4.621 Container McuCore7Configuration

This container contains the configuration for the Cortex-A53 CORE 3 cluster 1 within Partition 1.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

#### 4.622 Parameter McuCoreUnderMcuControl

Set this to TRUE if Cortex-A53 CORE 3 cluster 1 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN1\_CORE3 and PRST1\_0).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.623 Parameter McuCoreClockEnable

Configures the MC\_ME\_PRTN1\_CORE3\_PCONF[CCE] register field.

This bit is reserved. To enable Cortex-A53 CORE 3 cluster 1 please configure McuCore1Configuration/McuCoreClockEnable.

Warning: When disabling the core clock, the driver

will busy-wait until the corresponding MC\_ME\_PRTN1\_CORE3\_STAT[WFI]

flag is set. This means that the core to be shutdown must always

execute an WFI as its last instruction.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

#### 4.624 Parameter McuCoreResetEnable

Configures the MC\_RGM\_PRST1\_0[PERIPH\_72\_RST] register field.

This bit controls whether the Cortex-A53 CORE 3 cluster 1 reset is asserted or deasserted.

- 0 Cortex-A53 CORE 3 cluster 1 Core Reset is Deasserted.
- 1 Cortex-A53 CORE 3 cluster 1 Core Reset is Asserted.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses S	VARIANT-PRE-COMPILE: PRE-COMPILE 32 MCU Prixer NX NX NX
defaultValue	true

P Semiconductors

#### 4.625 Parameter McuCoreBootAddress

Configures the MC\_ME\_PRTN1\_CORE3\_ADDR[ADDR] register field.

This register controls the boot address of the Cortex-A53 CORE 3 cluster 1.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding Cortex-A53 CORE 3 cluster 1

 ${\it clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl}$ 

is 'true'.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	4294967292
min	0

# ${\bf 4.626 \quad Parameter \; McuCoreBootAddress Linker Sym}$

Configures the MC\_ME\_PRTN1\_CORE3\_ADDR[ADDR] register field.

This register controls the boot address of the Cortex-A53 CORE 3 cluster 1.

The value from this field will be masked with 0xFFFFFFC (i.e.

the boot address must be aligned on a 4-byte boundary).

This field is modifiable only when the corresponding Cortex-A53 CORE 3 cluster 1

clock is enabled and McuCoreControlConfiguration/McuCoreBootAddressControl

is 'true'.

Note: If this parameter is empty, then the boot address

(integer value) defined by 'McuCoreBootAddress' will be used.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-STRING-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	

# 4.627 Container McuPartition2Config

This container contains the configuration for Partition 2.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.628 Parameter McuPartitionUnderMcuControl

Set this to TRUE if Partition 2 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN2 or PRST2).

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.629 Parameter McuPartitionPowerUnderMcuControl

Set this to TRUE if Partition 2 Power Management is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN2\_PCONF or PRST2\_0[PERIPH\_128\_RST] or RDC2).

This means that the settings configured by nodes "McuPartitionClockEnable" and "McuPartitionResetEnable" will be left untouched (i.e. the configuration will not have any effect in hardware).

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.630 Parameter McuPrtnCofb0UnderMcuControl

Set this to TRUE if PRTN2\_COFB0 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN2\_COFB0). This means that all the peripherals under the 'McuPeripheral' list prefixed by 'PRTN2\_COFB0' will be left untouched (i.e. the configuration will not have any effect in hardware).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.631 Parameter McuPrstCofb0UnderMcuControl

Set this to TRUE if PRST2\_0 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRST2\_0).

This means that all the peripherals under the 'McuPeripheral' list prefixed by 'PRST2\_COFB0' will be left untouched (i.e. the configuration will not have any effect in hardware).

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.632 Parameter McuPartitionClockEnable

Configures the MC\_ME\_PRTN2\_PCONF[PCE] register field.

This bit controls whether the clock to IPs (other than core(s)) in the partition are enabled or disabled.

0b - Disable the clock to IPs.

1b - Enable the clock to IPs.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.633 Parameter McuPartitionResetEnable

 $\label{lem:configures} Configures the MC\_RGM\_PRST2\_0[PERIPH\_128\_RST] \ and \ RDC2\_CTRL\_REG[INTERCONNECT\_INTERFACE\_DISAM register fields.$ 

This bit controls whether the reset signal to IPs (other than core(s)) in the partition is asserted or deasserted.

0b - Deassert the reset signal to IPs.

1b - Assert the reset signal to IPs.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.634 Container McuPartition3Config

This container contains the configuration for Partition 3.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.635 Parameter McuPartitionUnderMcuControl

Set this to TRUE if Partition 3 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN3 or PRST3).

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false

Property	Value
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.636 Parameter McuPartitionPowerUnderMcuControl

Set this to TRUE if Partition 3 Power Management is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN3\_PCONF or PRST3\_0[PERIPH\_192\_RST] or RDC3).

This means that the settings configured by nodes "McuPartitionClockEnable" and "McuPartitionResetEnable" will be left untouched (i.e. the configuration will not have any effect in hardware).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.637 Parameter McuPrtnCofb0UnderMcuControl

Set this to TRUE if PRTN3 COFB0 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN3\_COFB0).

This means that all the peripherals under the 'McuPeripheral' list prefixed by 'PRTN3\_COFB0' will be left untouched (i.e. the configuration will not have any effect in hardware).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

## 4.638 Parameter McuPrstCofb0UnderMcuControl

Set this to TRUE if PRST3\_0 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRST3\_0).

This means that all the peripherals under the 'McuPeripheral' list prefixed by 'PRST3\_COFB0' will be left untouched (i.e. the configuration will not have any effect in hardware).

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.639 Parameter McuPartitionClockEnable

Configures the MC\_ME\_PRTN3\_PCONF[PCE] register field.

This bit controls whether the clock to IPs (other than core(s)) in the partition are enabled or disabled.

0b - Disable the clock to IPs.

1b - Enable the clock to IPs.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.640 Parameter McuPartitionResetEnable

 $\label{lem:configures} Configures the MC\_RGM\_PRST3\_0[PERIPH\_192\_RST] \ and \ RDC3\_CTRL\_REG[INTERCONNECT\_INTERFACE\_DISAMPLE For the configuration of the co$ 

This bit controls whether the reset signal to IPs (other than core(s)) in the partition is asserted or deasserted.

0b - Deassert the reset signal to IPs.

1b - Assert the reset signal to IPs.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A

Property	Value
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

# 4.641 Container McuPartition4Config

This container contains the configuration for Partition 4.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.642 Parameter McuPartitionUnderMcuControl

Set this to TRUE if Partition 4 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN4 or PRST4).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.643 Parameter McuPartitionPowerUnderMcuControl

Set this to TRUE if Partition 4 Power Management is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN4\_PCONF or PRST4\_0[PERIPH\_256\_RST] or RDC4).

This means that the settings configured by nodes "McuPartitionClockEnable" and "McuPartitionResetEnable" will be left untouched (i.e. the configuration will not have any effect in hardware).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.644 Parameter McuPartitionClockEnable

Configures the MC\_ME\_PRTN4\_PCONF[PCE] register field.

This bit controls whether the clock to IPs (other than core(s)) in the partition are enabled or disabled.

0b - Disable the clock to IPs.

 $1\mathrm{b}$  - Enable the clock to IPs.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1

Property	Value
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.645 Parameter McuPartitionResetEnable

 $\label{lem:configures} Configures the MC\_RGM\_PRST4\_0[PERIPH\_256\_RST] \ and \ RDC4\_CTRL\_REG[INTERCONNECT\_INTERFACE\_DISAM register fields.$ 

This bit controls whether the reset signal to IPs (other than core(s)) in the partition is asserted or deasserted.

0b - Deassert the reset signal to IPs.

1b - Assert the reset signal to IPs.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

# 4.646 Container McuPartition5Config

This container contains the configuration for Partition 5.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.647 Parameter McuPartitionUnderMcuControl

Set this to TRUE if Partition 5 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN5 or PRST5).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.648 Parameter McuPartitionPowerUnderMcuControl

Set this to TRUE if Partition 5 Power Management is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN5\_PCONF or PRST5\_0[PERIPH\_320\_RST] or RDC5).

This means that the settings configured by nodes "McuPartitionClockEnable" and "McuPartitionResetEnable" will be left untouched (i.e. the configuration will not have any effect in hardware).

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

# 4.649 Parameter McuPartitionClockEnable

Configures the MC\_ME\_PRTN5\_PCONF[PCE] register field.

This bit controls whether the clock to IPs (other than core(s)) in the partition are enabled or disabled.

0b - Disable the clock to IPs.

1b - Enable the clock to IPs.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.650 Parameter McuPartitionResetEnable

 $\label{lem:configures} Configures the MC\_RGM\_PRST5\_0[PERIPH\_320\_RST] \ and \ RDC5\_CTRL\_REG[INTERCONNECT\_INTERFACE\_DISAM register fields.$ 

This bit controls whether the reset signal to IPs (other than core(s)) in the partition is asserted or deasserted.

0b - Deassert the reset signal to IPs.

1b - Assert the reset signal to IPs.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

# 4.651 Container McuPartition6Config

This container contains the configuration for Partition 6.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

### 4.652 Parameter McuPartitionUnderMcuControl

Set this to TRUE if Partition 6 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN6 or PRST6).

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.653 Parameter McuPartitionPowerUnderMcuControl

Set this to TRUE if Partition 6 Power Management is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN6\_PCONF or PRST6\_0[PERIPH\_384\_RST] or RDC6).

This means that the settings configured by nodes "McuPartitionClockEnable" and "McuPartitionResetEnable" will be left untouched (i.e. the configuration will not have any effect in hardware).

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.654 Parameter McuPartitionClockEnable

Configures the MC\_ME\_PRTN6\_PCONF[PCE] register field.

This bit controls whether the clock to IPs (other than core(s)) in the partition should be enabled or disabled.

0b - Disable the clock to IPs.

1b - Enable the clock to IPs.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

### 4.655 Parameter McuPartitionResetEnable

 $Configures the MC\_RGM\_PRST6\_0[PERIPH\_384\_RST] \ and \ RDC6\_CTRL\_REG[INTERCONNECT\_INTERFACE\_DISAMPLE For the MC\_RGM\_PRST6\_0[PERIPH\_384\_RST] \ and \ RDC6\_RGM\_PRST6\_0[PERIPH\_384\_RST] \ and \ RDC6\_RGM\_PRST6\_0[PERI$ 

This bit controls whether the reset signal to IPs (other than core(s)) in the partition is asserted or deasserted.

0b - Deassert the reset signal to IPs.

1b - Assert the reset signal to IPs.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A

Property	Value
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

# 4.656 Container McuPartition7Config

This container contains the configuration for Partition 7.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.657 Parameter McuPartitionUnderMcuControl

Set this to TRUE if Partition 7 is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN7 or PRST7).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

392 S32 MCU Driver NXP Semiconductors

### 4.658 Parameter McuPartitionPowerUnderMcuControl

Set this to TRUE if Partition 7 Power Management is under MCU control.

If it is FALSE, then the MCU driver will not write the corresponding registers (PRTN7\_PCONF or PRST7\_0[PERIPH\_448\_RST] or RDC7).

This means that the settings configured by nodes "McuPartitionClockEnable" and "McuPartitionResetEnable" will be left untouched (i.e. the configuration will not have any effect in hardware).

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

### 4.659 Parameter McuPartitionClockEnable

Configures the MC\_ME\_PRTN7\_PCONF[PCE] register field.

This bit controls whether the clock to IPs (other than core(s)) in the partition are enabled or disabled.

0b - Disable the clock to IPs.

 $1\mathrm{b}$  - Enable the clock to IPs.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1

Property	Value
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.660 Parameter McuPartitionResetEnable

 $\label{lem:configures} Configures the MC\_RGM\_PRST7\_0[PERIPH\_448\_RST] \ and \ RDC7\_CTRL\_REG[INTERCONNECT\_INTERFACE\_DISAM register fields.$ 

This bit controls whether the reset signal to IPs (other than core(s)) in the partition is asserted or deasserted.

0b - Deassert the reset signal to IPs.

1b - Assert the reset signal to IPs.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	true

# 4.661 Container McuPeripheral

This contains the power state configuration for the current peripheral.

Note: Implementation Specific Container.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	10
upperMultiplicity	Infinite
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-POST-BUILD: PRE-COMPILE
	VARIANT-PRE-COMPILE: PRE-COMPILE

# 4.662 Parameter McuPeripheralName

This is the name of the peripheral.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	uSDHC
literals	['uSDHC', 'DDR_0', 'PCIe_0', 'PCIe_0_CSS', 'PCIe_1', 'PCIe_1_CSS', 'PFE_MAC0', 'PFE_MAC1', 'PFE_MAC2', 'PFE_TS_CLK']

# ${\bf 4.663}\quad {\bf Parameter}\ {\bf McuModeEntrySlot}$

This is the MC\_ME slot corresponding to the peripheral.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1

Property	Value
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	PRTN0_COFB0_REQ0
literals	['PRTN0_COFB0_REQ0', 'PRTN0_COFB0_REQ1', 'PRTN2_COFB0_←
	REQ0', 'PRTN2_COFB0_REQ1', 'PRTN2_COFB0_REQ2', 'PRTN2_ $\leftarrow$ COFB0_REQ3', 'NONE']

## 4.664 Parameter McuResetGenerationSlot

This is the MC\_RGM slot corresponding to the peripheral.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComigClasses	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	NONE
literals	['PRST0_COFB0_PERIPH_3', 'PRST0_COFB0_PERIPH_4', 'PRST0_← COFB0_PERIPH_5', 'PRST0_COFB0_PERIPH_16', 'PRST0_COFB0_← PERIPH_17', 'NONE']

## 4.665 Parameter McuPeripheralClockEnable

Configures the MC\_ME\_PRTNx\_COFBx\_CLKEN[REQx] register field.

- 0 Peripheral Clock is Gated.
- 1 Peripheral Clock is Running.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.666 Parameter McuPeripheralResetEnable

Configures the MC\_RGM\_PRSTx\_x[PERIPH\_x\_RST] register field.

- 0 Peripheral Reset is Deasserted.
- 1 Peripheral Reset is Asserted.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.667 Container McuRamSectorSettingConf

This container contains the configuration for the RAM Sector setting. Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	0
upperMultiplicity	Infinite
postBuildVariantMultiplicity	false
multiplicityConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE

## 4.668 Parameter McuRamSectorId

This parameter shall represent the ID of the MCU RAM Sector configuration.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	true
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	false
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: PRE-COMPILE
defaultValue	0
max	4294967295
min	0

## 4.669 Parameter McuRamDefaultValue

This parameter shall represent the Data pre-setting to be initialized.

Default value is 0.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	255
min	0

## 4.670 Parameter McuRamSectionBaseAddress

This parameter represents the RAM section base address.

The address must be aligned to 4 bytes.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	872415232
max	893386743
min	872415232

## 4.671 Parameter McuRamSectionSize

This parameter represents the RAM section size in bytes.

The size must be a multiple of 4.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1

Property	Value
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueConngClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	1024
max	20971520
min	0

## 4.672 Parameter McuRamSectionWriteSize

This parameter shall define the size in bytes of data which can be written into RAM at once.

The ram write size is currently restricted to  $\{1, 2, 4, 8\}$  bytes.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	AUTOSAR_ECUC
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	8
max	4294967295
min	0

# ${\bf 4.673} \quad {\bf Parameter} \ {\bf McuRamSectionBaseAddrLinkerSym}$

This parameter represents the RAM section base address.

The address must be aligned to 4 bytes.

If this parameter is empty, then the integer values from "McuRamSectionBaseAddress" will be used.

Property	Value
type	ECUC-STRING-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	

## 4.674 Parameter McuRamSectionSizeLinkerSym

This parameter represents the RAM section size in bytes.

The size must be multiple of 4.

If this parameter is empty, then the integer values from "McuRamSectionSize" will be used.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-STRING-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	

## 4.675 Container McuResetConfig

The reset generation module (MC\_RGM) centralizes the different reset sources and manages the reset sequence of the device.

Included subcontainers:

#### • McuResetSourcesConfig

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.676 Parameter McuResetType

This parameter selects the type of the reset to be performed through the McuPerformReset API.

A 'destructive' reset source is associated with an event related to a critical - usually hardware - error or dysfunction. When a 'destructive' reset event occurs, the full reset sequence is applied to the chip. This resets the full chip ensuring a safe start-up state for both digital and analog modules, and the memory content must be considered to be unknown.

A 'functional' reset source is associated with an event related to a less-critical - usually non-hardware - error or dysfunction. When a 'functional' reset event occurs, a partial reset sequence is applied to the chip. In this case, most digital modules are reset normally, while the state of analog modules or specific digital modules (e.g., debug modules, flash modules) as well as the system memory content is preserved.

Property	Value
type	ECUC-ENUMERATION-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue S	3PuMCU a Driver NX

['FunctionalReset', 'DestructiveReset']

P Semiconductors

literals

## 4.677 Parameter McuFuncResetEscThreshold

RGM\_FRET[FRET] field configuration.

If the value of this field is 0, the functional reset escalation function is disabled.

Any other value is the number of 'functional' resets which will cause a 'destructive' reset.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
relucConfoClosses	VARIANT-PRE-COMPILE: PRE-COMPILE
valueConfigClasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	15
max	15
min	0

## 4.678 Parameter McuDestResetEscThreshold

 $RGM\_DRET[DRET]$  field configuration.

If the value of this field is 0, the destructive reset escalation function is disabled.

Any other value is the number of 'destructive' resets which will keep the chip in the reset state until the next power-on reset.

Property	Value
type	ECUC-INTEGER-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

Property	Value
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	0
max	15
min	0

## 4.679 Container McuResetSourcesConfig

Configuration of reset sources.

Note: Implementation Specific Parameter.

Included subcontainers:

- McuEXR\_ResetSource
- $\bullet \ \ McuF\_FR\_31\_ResetSource$

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.680 Container McuEXR\_ResetSource

'RESET\_B pin assertion' reset source configuration.

Note: Implementation Specific Parameter.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses S3	2NMCU Driver N

## 4.681 Parameter McuDisableReset

 $RGM\_FERD[D\_EXR]$  field configuration.

0 - Functional reset event 'RESET\_B pin assertion' triggers a reset sequence.

1 - Functional reset event 'RESET\_B pin assertion' generates an interrupt request.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# ${\bf 4.682 \quad Container \ McuF\_FR\_31\_ResetSource}$

'Debug Functional Reset' reset source configuration.

Note: Implementation Specific Parameter.

Included subcontainers:

• None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

## 4.683 Parameter McuDisableReset

 $RGM\_FERD[D\_F\_FR\_31]$  field configuration.

- 0 Functional reset event 'Debug Functional Reset' triggers a reset sequence.
- 1 Functional reset event 'Debug Functional Reset' generates an interrupt request.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.684 Container McuPowerControl

Note: Implementation Specific Parameter.

Included subcontainers:

• McuPMC\_Config

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

# 4.685 Container McuPMC\_Config

This PMC Control Register contains the various control settings of the PMC block, see table "PMC NCSPD mapping"

in RM.

Note: Implementation Specific Parameter.

Included subcontainers:

#### • None

Property	Value
type	ECUC-PARAM-CONF-CONTAINER-DEF
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A

# 4.686 Parameter McuVDD\_FXOSCNonCriticalFlag

 $\label{eq:pmc_ncpsd_ctl} PMC\_NCPSD\_CTL[NCSPD\_CTL0] \ field \ configuration.$ 

Non-critical supply presence detector control

The non-critical SPD input on VDD\_FXOSC able to set the non-critical output flag.

- 0 The NCSPD cannot set the non-critical flag.
- 1 An NCSPD event will set the non-critical flag.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.687 Parameter McuVDD\_ADC0NonCriticalFlag

 $\label{eq:pmc_ncpsd_ctl} PMC\_NCPSD\_CTL[NCSPD\_CTL1] \ field \ configuration.$ 

Non-critical supply presence detector control

The non-critical SPD input on VDD\_ADC0 able to set the non-critical output flag.

0 - The NCSPD cannot set the non-critical flag.

1 - An NCSPD event will set the non-critical flag.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.688 Parameter McuVDD\_ADC1NonCriticalFlag

PMC\_NCPSD\_CTL[NCSPD\_CTL2] field configuration.

Non-critical supply presence detector control

The non-critical SPD input on VDD\_ADC1 able to set the non-critical output flag.

- 0 The NCSPD cannot set the non-critical flag.
- 1 An NCSPD event will set the non-critical flag.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1

Property	Value
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.689 Parameter McuVDD\_TMUNonCriticalFlag

 $\label{eq:pmc_ncpsd_ctl} PMC\_NCPSD\_CTL[NCSPD\_CTL3] \ field \ configuration.$ 

Non-critical supply presence detector control

The non-critical SPD input on VDD\_TMU able to set the non-critical output flag.

0 - The NCSPD cannot set the non-critical flag.

1 - An NCSPD event will set the non-critical flag.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.690 Parameter McuVDD\_EFUSENonCriticalFlag

 $\label{eq:pmc_ncpsd_ctl} PMC\_NCPSD\_CTL[NCSPD\_CTL4] \ field \ configuration.$ 

Non-critical supply presence detector control

The non-critical SPD input on VDD\_EFUSE able to set the non-critical output flag.

0 - The NCSPD cannot set the non-critical flag.

1 - An NCSPD event will set the non-critical flag.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.691 Parameter McuVDD\_HV\_PLLNonCriticalFlag

 $\label{eq:pmc_ncpsd_ctl} PMC\_NCPSD\_CTL[NCSPD\_CTL5] \ field \ configuration.$ 

Non-critical supply presence detector control

The non-critical SPD input on VDD\_HV\_PLL able to set the non-critical output flag.

0 - The NCSPD cannot set the non-critical flag.

1 - An NCSPD event will set the non-critical flag.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
${\it symbolic} Name Value$	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue S	false 32 MCU Driver N

## 4.692 Parameter McuVDD\_LV\_PLLNonCriticalFlag

PMC\_NCPSD\_CTL[NCSPD\_CTL6] field configuration.

Non-critical supply presence detector control

The non-critical SPD input on VDD\_LV\_PLL able to set the non-critical output flag.

0 - The NCSPD cannot set the non-critical flag.

1 - An NCSPD event will set the non-critical flag.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# ${\bf 4.693 \quad Parameter \; McuVDD\_HV\_PLL\_DDR0NonCritical Flag}$

PMC\_NCPSD\_CTL[NCSPD\_CTL7] field configuration.

Non-critical supply presence detector control

The non-critical SPD input on VDD\_HV\_PLL\_DDR0 able to set the non-critical output flag.

- 0 The NCSPD cannot set the non-critical flag.
- 1 An NCSPD event will set the non-critical flag.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1

Property	Value
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.694 Parameter McuVDD\_LV\_PLL\_DDR0NonCriticalFlag

 $\label{eq:pmc_ncpsd_ctl} PMC\_NCPSD\_CTL[NCSPD\_CTL8] \ field \ configuration.$ 

Non-critical supply presence detector control

The non-critical SPD input on VDD\_LV\_PLL\_DDR0 able to set the non-critical output flag.

0 - The NCSPD cannot set the non-critical flag.

1 - An NCSPD event will set the non-critical flag.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.695 Parameter McuVDD\_HV\_PLL\_AURNonCriticalFlag

 $\label{eq:pmc_ncpsd_ctl} PMC\_NCPSD\_CTL[NCSPD\_CTL9] \ field \ configuration.$ 

Non-critical supply presence detector control

The non-critical SPD input on VDD\_HV\_PLL\_AUR able to set the non-critical output flag.

0 - The NCSPD cannot set the non-critical flag.

1 - An NCSPD event will set the non-critical flag.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

#### Parameter McuVDD\_LV\_PLL\_AURNonCriticalFlag 4.696

 $\label{eq:pmc_ncpsd_ctl} PMC\_NCPSD\_CTL[NCSPD\_CTL10] \ field \ configuration.$ 

Non-critical supply presence detector control

The non-critical SPD input on VDD\_LV\_PLL\_AUR able to set the non-critical output flag.

0 - The NCSPD cannot set the non-critical flag.

1 - An NCSPD event will set the non-critical flag.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue S	false 32 MCU Driver

## 4.697 Parameter McuVDD\_IO\_STBYNonCriticalFlag

PMC\_NCPSD\_CTL[NCSPD\_CTL11] field configuration.

Non-critical supply presence detector control

The non-critical SPD input on VDD\_IO\_STBY able to set the non-critical output flag.

0 - The NCSPD cannot set the non-critical flag.

1 - An NCSPD event will set the non-critical flag.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.698 Parameter McuVDD\_IO\_ANonCriticalFlag

PMC\_NCPSD\_CTL[NCSPD\_CTL17] field configuration.

Non-critical supply presence detector control

The non-critical SPD input on VDD\_IO\_A able to set the non-critical output flag.

0 - The NCSPD cannot set the non-critical flag.

1 - An NCSPD event will set the non-critical flag.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1

Property	Value
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.699 Parameter McuVDD\_IO\_BNonCriticalFlag

 $PMC\_NCPSD\_CTL[NCSPD\_CTL18] \ field \ configuration.$ 

Non-critical supply presence detector control

The non-critical SPD input on VDD\_IO\_B able to set the non-critical output flag.

0 - The NCSPD cannot set the non-critical flag.

1 - An NCSPD event will set the non-critical flag.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.700 Parameter McuVDD\_IO\_USBNonCriticalFlag

 $\label{eq:pmc_ncpsd_ctl} PMC\_NCPSD\_CTL[NCSPD\_CTL21] \ field \ configuration.$ 

Non-critical supply presence detector control

## Tresos Configuration Plug-in

The non-critical SPD input on VDD\_IO\_USB able to set the non-critical output flag.

0 - The NCSPD cannot set the non-critical flag.

1 - An NCSPD event will set the non-critical flag.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.701 Parameter McuVDD\_HV\_PLL\_ACCNonCriticalFlag

 $\label{eq:pmc_ncpsd_ctl} PMC\_NCPSD\_CTL[NCSPD\_CTL11] \ field \ configuration.$ 

Non-critical supply presence detector control

The non-critical SPD input on VDD\_HV\_PLL\_ACC able to set the non-critical output flag.

0 - The NCSPD cannot set the non-critical flag.

1 - An NCSPD event will set the non-critical flag.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false NY

## 4.702 Parameter McuVDD LV PLL ACCNonCriticalFlag

PMC\_NCPSD\_CTL[NCSPD\_CTL12] field configuration.

Non-critical supply presence detector control

The non-critical SPD input on VDD\_LV\_PLL\_ACC able to set the non-critical output flag.

0 - The NCSPD cannot set the non-critical flag.

1 - An NCSPD event will set the non-critical flag.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.703 Parameter McuVDD\_IO\_SDHCNonCriticalFlag

 $\label{lem:pmc_ncpsd_ctl} PMC\_NCPSD\_CTL[NCSPD\_CTL23] \ field \ configuration \ for \ S32R45 \ derivative.$ 

PMC\_NCPSD\_CTL[NCSPD\_CTL22] field configuration for S32GXXX derivative.

Non-critical supply presence detector control

The non-critical SPD input on VDD\_IO\_SDHC I/O segment able to set the non-critical output flag.

- 0 The NCSPD cannot set the non-critical flag.
- 1 An NCSPD event will set the non-critical flag.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP

## Tresos Configuration Plug-in

Property	Value
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.704 Parameter McuVDD IO C GPIO4NonCriticalFlag

 $\label{eq:pmc_ncpsd_ctl} PMC\_NCPSD\_CTL[NCSPD\_CTL24] \ field \ configuration.$ 

Non-critical supply presence detector control

The non-critical SPD input on GPIO\_4 I/O segment supply SPD monitor (VDD\_IO\_C) able to set the non-critical output flag.

- 0 The NCSPD cannot set the non-critical flag.
- 1 An NCSPD event will set the non-critical flag.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.705 Parameter McuVDD\_IO\_B\_GPIO3NonCriticalFlag

PMC\_NCPSD\_CTL[NCSPD\_CTL25] field configuration.

Non-critical supply presence detector control

The non-critical SPD input on GPIO\_3 I/O segment supply SPD monitor (VDD\_IO\_B) able to set the non-critical output flag.

- 0 The NCSPD cannot set the non-critical flag.
- 1 An NCSPD event will set the non-critical flag.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComingCrasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# $4.706 \quad Parameter \; McuVDD\_IO\_B\_GPIO2N on Critical Flag$

PMC NCPSD CTL[NCSPD CTL26] field configuration.

Non-critical supply presence detector control

The non-critical SPD input on GPIO\_2 I/O segment supply SPD monitor (VDD\_IO\_B) able to set the non-critical output flag.

- 0 The NCSPD cannot set the non-critical flag.
- 1 An NCSPD event will set the non-critical flag.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A

## Tresos Configuration Plug-in

Property	Value
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.707 Parameter McuVDD\_IO\_A\_GPIO1NonCriticalFlag

 $\label{eq:pmc_ncpsd_ctl} PMC\_NCPSD\_CTL[NCSPD\_CTL27] \ field \ configuration.$ 

Non-critical supply presence detector control

The non-critical SPD input on GPIO\_1 I/O segment supply SPD monitor (VDD\_IO\_A) able to set the non-critical output flag.

- 0 The NCSPD cannot set the non-critical flag.
- 1 An NCSPD event will set the non-critical flag.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# ${\bf 4.708 \quad Parameter \; McuVDD\_IO\_GMAC1NonCritical Flag}$

PMC\_NCPSD\_CTL[NCSPD\_CTL28] field configuration.

Non-critical supply presence detector control

The non-critical SPD input on GMAC\_1 I/O segment supply SPD monitor (VDD\_IO\_GMAC1) able to set the non-critical output flag.

- 0 The NCSPD cannot set the non-critical flag.
- 1 An NCSPD event will set the non-critical flag.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComingCrasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.709 Parameter McuVDD\_IO\_GMAC0NonCriticalFlag

PMC\_NCPSD\_CTL[NCSPD\_CTL29] field configuration.

Non-critical supply presence detector control

The non-critical SPD input on GMAC\_0 I/O segment supply SPD monitor (VDD\_IO\_GMAC0) able to set the non-critical output flag.

- 0 The NCSPD cannot set the non-critical flag.
- 1 An NCSPD event will set the non-critical flag.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueConnigCrasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

## 4.710 Parameter McuVDD IO CLKOUTNonCriticalFlag

PMC\_NCPSD\_CTL[NCSPD\_CTL30] field configuration for S32R45.

PMC\_NCPSD\_CTL[NCSPD\_CTL28] field configuration for S32GXXX.

Non-critical supply presence detector control

The non-critical SPD input on CLKOUT I/O segment supply SPD monitor (VDD\_IO\_CLKOUT) able to set the non-critical output flag.

- 0 The NCSPD cannot set the non-critical flag.
- 1 An NCSPD event will set the non-critical flag.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

# 4.711 Parameter McuVDD\_IO\_QSPINonCriticalFlag

PMC\_NCPSD\_CTL[NCSPD\_CTL31] field configuration for S32R45.

PMC\_NCPSD\_CTL[NCSPD\_CTL23] field configuration for S32GXXX.

Non-critical supply presence detector control

The non-critical SPD input on QuadSPI\_A I/O segment supply SPD monitor (VDD\_IO\_QSPI) able to set the non-critical output flag.

- 0 The NCSPD cannot set the non-critical flag.
- 1 An NCSPD event will set the non-critical flag.

Note: Implementation Specific Parameter.

Property	Value
type	ECUC-BOOLEAN-PARAM-DEF
origin	NXP
symbolicNameValue	false
lowerMultiplicity	1
upperMultiplicity	1
postBuildVariantMultiplicity	N/A
multiplicityConfigClasses	N/A
postBuildVariantValue	true
valueConfigClasses	VARIANT-PRE-COMPILE: PRE-COMPILE
varueComingCrasses	VARIANT-POST-BUILD: POST-BUILD
defaultValue	false

This chapter describes the Tresos configuration plug-in for the driver Driver. The most of the parameters are described below.

# **Chapter 5**

# **Module Index**

# 5.1 Software Specification

Here is a list of all modules:

flock Ip Driver	125
Icu Driver	<b>15</b> 0
ower Ip Driver	162
am Ip Driver	178

## **Chapter 6**

## **Module Documentation**

## 6.1 Clock Ip Driver

## 6.1.1 Detailed Description

## **Data Structures**

- struct Clock\_Ip\_ExtOSCType
- struct Clock\_Ip\_ClockMonitorType
- struct Clock\_Ip\_IrcoscConfigType

 $Clock\ Source\ IRCOSC\ configuration\ structure.\ Implements\ Clock\ \_Ip\_IrcoscConfigType\_Class.\ More...$ 

- $\bullet \ \ struct \ Clock\_Ip\_XoscConfigType$ 
  - CGM Clock Source XOSC configuration structure. Implements Clock\_Ip\_XoscConfigType\_Class. More...
- struct Clock\_Ip\_PllConfigType
  - CGM Clock Source PLLDIG configuration structure. Implements Clock\_Ip\_PllConfigType\_Class. More...
- struct Clock\_Ip\_SelectorConfigType
  - $Clock\ selector\ configuration\ structure.\ Implements\ Clock\_Ip\_SelectorConfigType\_Class.\ More...$
- struct Clock\_Ip\_DividerConfigType
  - ${\it Clock\ divider\ configuration\ structure.\ Implements\ Clock\_Ip\_DividerConfigType\_Class.\ {\it More...}}$
- struct Clock\_Ip\_DividerTriggerConfigType
  - $Clock\ divider\ trigger\ configuration\ structure.\ Implements\ Clock\_Ip\_Divider\ Trigger\ Config\ Type\_Class.\ More...$
- struct Clock\_Ip\_FracDivConfigType
  - $Clock\ fractional\ divider\ configuration\ structure.\ Implements\ Clock\_Ip\_FracDivConfigType\_Class.\ More...$
- struct Clock\_Ip\_ExtClkConfigType
  - Clock external clock configuration structure. Implements Clock\_Ip\_ExtClkConfigType\_Class. More...
- struct Clock\_Ip\_PcfsConfigType
  - ${\it Clock Source PCFS configuration structure. \ Implements \ {\it Clock\_Ip\_PcfsConfigType\_Class.} \ {\it More...}}$
- struct Clock\_Ip\_GateConfigType
  - $Clock\ gate\ clock\ configuration\ structure.\ Implements\ Clock\_Ip\_GateConfigType\_Class.\ More...$
- $\bullet \ \ struct \ Clock\_Ip\_CmuConfigType$ 
  - $Clock\ cmu\ configuration\ structure.\ Implements\ Clock\_Ip\_CmuConfigType\_Class.\ \underline{More...}$
- struct Clock Ip ConfiguredFrequencyType

Configured frequency structure. Implements Clock\_Ip\_ConfiguredFrequencyType\_Class. More...

• struct Clock\_Ip\_SpecificPerpihParamType

 ${\it Clock Specific PerpihParamType\_Class. \ More...}$ 

 $\bullet \ \ struct \ Clock\_IP\_SpecificPeriphConfigType$ 

Clock Specific peripheral structure. Implements Clock\_IP\_SpecificPeriphConfigType\_Class. More...

• struct Clock\_Ip\_ClockConfigType

 $Clock\ configuration\ structure.\ Implements\ Clock\_Ip\_ClockConfigType\_Class.\ More...$ 

#### Macros

• #define CLOCK IP NO PLL

This parameter shall be set True, if the H/W does not have a PLL.

## Types Reference

• typedef void(\* Clock\_Ip\_NotificationsCallbackType) (Clock\_Ip\_NotificationType Error, Clock\_Ip\_NameType ClockName)

 $Clock\ notifications\ callback\ type.\ Implements\ ClockNotificationsCallbackType\_Class.$ 

#### Enum Reference

• enum Clock\_Ip\_ClockNameSourceType

Clock ip source type.

• enum Clock\_Ip\_PllStatusReturnType

 $Clock\ pll\ status\ return\ codes.$ 

• enum Clock\_Ip\_DfsStatusType

Clock dfs status return codes.

• enum Clock\_Ip\_PowerModesType

Power modes.

• enum Clock\_Ip\_PowerNotificationType

Power mode notification.

• enum Clock Ip NameType

 $Clock\ names.$ 

• enum Clock\_Ip\_StatusType

Clock ip status return codes.

• enum Clock\_Ip\_PllStatusType

Clock ip pll status return codes.

• enum Clock\_Ip\_CmuStatusType

Clock ip cmu status return codes.

• enum Clock\_Ip\_NotificationType

Clock ip report error types.

• enum Clock\_Ip\_TriggerDividerType

Clock ip trigger divider type.

• enum Clock\_Ip\_SpecificPeriphParamType

specific peripheral.

## **Function Reference**

```
• uint32 Clock_Ip_GetClockFrequency (Clock_Ip_NameType ClockName)
```

Gets the clock frequency for a specific clock name.

Clock\_Ip\_StatusType Clock\_Ip\_Init (Clock\_Ip\_ClockConfigType const \*Config)

Set clock configuration according to pre-defined structure.

• void Clock\_Ip\_InitClock (Clock\_Ip\_ClockConfigType const \*Config)

Set the PLL and other MCU specific clock options.

• Clock\_Ip\_PllStatusType Clock\_Ip\_GetPllStatus (void)

Returns the lock status of the PLL.

• void Clock\_Ip\_DistributePll (void)

Activates the PLL in MCU clock distribution.

• void Clock Ip InstallNotificationsCallback (Clock Ip NotificationsCallbackType Callback)

Install a clock notifications callback.

• void Clock\_Ip\_ClearClockMonitorStatus (Clock\_Ip\_NameType ClockName)

Clears status flags for a monitor clock.

• Clock\_Ip\_CmuStatusType Clock\_Ip\_GetClockMonitorStatus (Clock\_Ip\_NameType ClockName)

Returns the clock monitor status.

• void Clock Ip DisableClockMonitor (Clock Ip NameType ClockName)

Disables a clock monitor.

• void Clock Ip DisableModuleClock (Clock Ip NameType ClockName)

Disables clock for a peripheral.

• void Clock Ip EnableModuleClock (Clock Ip NameType ClockName)

Enables clock for a peripheral.

• void Clock\_Ip\_StartTimeout (uint32 \*StartTimeOut, uint32 \*ElapsedTimeOut, uint32 \*TimeoutTicksOut, uint32 TimeoutUs)

Initializes a starting reference point for timeout.

• boolean Clock\_Ip\_TimeoutExpired (uint32 \*StartTimeInOut, uint32 \*ElapsedTimeInOut, uint32 Timeout← Ticks)

Checks for timeout condition.

• void Power\_Ip\_CM7\_EnableSleepOnExit (void)

The function enables SLEEPONEXIT bit.

• void Power\_Ip\_CM7\_DisableSleepOnExit (void)

The function disables SLEEPONEXIT bit.

 $\bullet \ \ void \ Power\_Ip\_CortexM\_WarmReset \ (void) \\$ 

The function request a Warm reset.

 $\bullet \ \ void \ Power\_Ip\_CM7\_DisableDeepSleep \ (void) \\$ 

The function disable SLEEPDEEP bit.

• void Power\_Ip\_CM7\_EnableDeepSleep (void)

The function enable SLEEPDEEP bit.

• void Power Ip MC RGM ResetInit (const Power Ip MC RGM ConfigType \*ConfigPtr)

This function initializes the Reset parameters.

• void Power Ip MC RGM PerformReset (const Power Ip MC RGM ConfigType \*ConfigPtr)

This function performs a microcontroller reset.

• Power Ip ResetType Power Ip MC RGM GetResetReason (void)

This function returns the Reset reason.

• Power Ip RawResetType Power Ip MC RGM GetResetRawValue (void)

This function returns the Raw Reset value.

- $\bullet \ \ void\ Power\_Ip\_MC\_RGM\_ModeConfig\ (const\ Power\_Ip\_MC\_RGM\_ModeConfigType\ *ModeConfigPtr) \\ Request\ mode\ configuration\ from\ MC\_RGM.$
- void Power\_Ip\_MC\_RGM\_CheckModeConfig (const Power\_Ip\_MC\_RGM\_ModeConfigType \*Mode← ConfigPtr)

Check mode configuration from MC\_RGM.

• void Power\_Ip\_MC\_RGM\_EnableResetDomain (const Power\_Ip\_MC\_RGM\_ModeConfigType \*Mode  $\leftarrow$  ConfigPtr)

 $Enable\ interconnect\ interface\ of\ Software\ Reset\ Domain\ base\ on\ configuration\ of\ McuPartitionResetEnable.$ 

 $\bullet \ \ void \ \ Power\_Ip\_MC\_RGM\_DisableResetDomain \ \ (const \ \ Power\_Ip\_MC\_RGM\_ModeConfigType \ *Mode \leftarrow ConfigPtr) \\$ 

 $Disable\ interconnect\ interface\ of\ Software\ Reset\ Domain\ base\ on\ configuration\ of\ McuPartitionResetEnable.$ 

void Power\_Ip\_PMC\_PowerInit (const Power\_Ip\_PMC\_ConfigType \*ConfigPtr)

This function configure the Power Management Controller.

## 6.1.2 Data Structure Documentation

#### 6.1.2.1 struct Clock\_Ip\_ExtOSCType

XOSC - Register Layout Typedef

Definition at line 236 of file Clock Ip Specific.h.

Data Fields

Type	Name	Description
uint32	CTRL	XOSC Control Register, offset: 0x0
const uint32	STAT	Oscillator Status Register, offset: 0x4

## 6.1.2.2 struct Clock\_Ip\_ClockMonitorType

CMU - Register Layout Typedef

Definition at line 242 of file Clock\_Ip\_Specific.h.

Type	Name	Description	
uint32	GCR	Global Configuration Register, offset: 0x0	
uint32	RCCR	Reference Count Configuration Register, offset: 0x4	
uint32	HTCR	High Threshold Configuration Register, offset: 0x8	
uint32	LTCR	Low Threshold Configuration Register, offset: 0xC	
volatile uint32	SR	Status Register, offset: 0x10	
uint32	IER	Interrupt Enable Register, offset: 0x14	

## 6.1.2.3 struct Clock\_Ip\_IrcoscConfigType

 ${\bf Clock\ Source\ IRCOSC\ configuration\ structure.\ Implements\ Clock\_Ip\_IrcoscConfigType\_Class.}$ 

Definition at line 2641 of file Clock\_Ip\_Types.h.

Data Fields

Type	Name	Description
Clock_Ip_NameType	Name	Clock name associated to ircosc
uint16	Enable	Enable ircosc.
uint8	Regulator	Enable regulator.
uint8	Range	Ircosc range.
uint8	LowPowerModeEnable	Ircosc enable in VLP mode
uint8	StopModeEnable	Ircosc enable in STOP mode

## ${\bf 6.1.2.4 \quad struct \ Clock\_Ip\_XoscConfigType}$

 $CGM\ Clock\ Source\ XOSC\ configuration\ structure.\ Implements\ Clock\_Ip\_XoscConfigType\_Class.$ 

Definition at line 2657 of file Clock\_Ip\_Types.h.

Data Fields

Type	Name	Description
Clock_Ip_NameType	Name	Clock name associated to xosc
uint32	Freq	External oscillator frequency.
uint16	Enable	Enable xosc.
uint16	StartupDelay	Startup stabilization time.
uint8	BypassOption	XOSC bypass option
uint8	CompEn	Comparator enable
uint8	TransConductance	Crystal overdrive protection
uint8	Gain	Gain value
uint8	Monitor	Monitor type

## $\bf 6.1.2.5 \quad struct \ Clock\_Ip\_PllConfigType$

 ${\tt CGM\ Clock\ Source\ PLLDIG\ configuration\ structure.\ Implements\ Clock\_Ip\_PllConfigType\_Class.}$ 

Definition at line 2680 of file Clock\_Ip\_Types.h.

#### Data Fields

Type	Name	Description
Clock_Ip_NameType	Name	Clock name associated to pll
uint16	Enable	Enable pll.
Clock_Ip_NameType	InputReference	Input reference.
uint8	Bypass	Bypass pll.
uint8	Predivider	Input clock predivider. (PREDIV)
uint16	NumeratorFracLoopDiv	Numerator of fractional loop division factor (MFN)
uint8	MulFactorDiv	Multiplication factor divider (MFD)
uint8	ModulationFrequency	Enable/disable modulation
uint8	ModulationType	Modulation type
uint16	ModulationPeriod	Stepsize - modulation period
uint16	IncrementStep	Stepno - step no
uint8	SigmaDelta	Sigma Delta Modulation Enable
uint8	DitherControl	Dither control enable
uint8	DitherControlValue	Dither control value
uint8	Monitor	Monitor type
uint16	Dividers[3U]	Dividers values

## ${\bf 6.1.2.6 \quad struct \ Clock\_Ip\_SelectorConfigType}$

 ${\bf Clock\ selector\ configuration\ structure.\ Implements\ Clock\_Ip\_SelectorConfigType\_Class.}$ 

Definition at line 2714 of file Clock\_Ip\_Types.h.

## Data Fields

Type	Name	Description
Clock_Ip_NameType	Name	Clock name associated to selector
Clock_Ip_NameType	Value	Name of the selected input source

## ${\bf 6.1.2.7} \quad {\bf struct} \ {\bf Clock\_Ip\_DividerConfigType}$

 ${\bf Clock\ divider\ configuration\ structure.\ Implements\ Clock\_Ip\_DividerConfigType\_Class.}$ 

Definition at line 2725 of file Clock\_Ip\_Types.h.

Type	Name	Description
Clock_Ip_NameType	Name	Clock name associated to divider.
uint32	Value	Divider value - if value is zero then divider is disabled.
uint8	Options[1U]	

## 6.1.2.8 struct Clock\_Ip\_DividerTriggerConfigType

Clock divider trigger configuration structure. Implements Clock\_Ip\_DividerTriggerConfigType\_Class.

Definition at line 2736 of file Clock\_Ip\_Types.h.

#### Data Fields

Type	Name	Description
Clock_Ip_NameType	Name	Clock name associated to divider for which trigger is configured.
Clock_Ip_TriggerDividerType	TriggerType	Trigger value - if value is zero then divider is updated immediately, divider is not triggered.
Clock_Ip_NameType	Source	Clock name of the common input source of all dividers from the same group that support a common update

### 6.1.2.9 struct Clock\_Ip\_FracDivConfigType

 ${\bf Clock\ fractional\ divider\ configuration\ structure.\ Implements\ Clock\_Ip\_FracDivConfigType\_Class.}$ 

Definition at line 2750 of file Clock\_Ip\_Types.h.

#### Data Fields

Type	Name	me Description	
Clock_Ip_NameType	Name	Clock name associated to fractional divider.	
uint8	Enable	Enable control for port n	
uint32	Value[2U]	Fractional dividers	

## $\bf 6.1.2.10 \quad struct \ Clock\_Ip\_ExtClkConfigType$

 ${\bf Clock\ external\ clock\ configuration\ structure.\ Implements\ Clock\_Ip\_ExtClkConfigType\_Class.}$ 

Definition at line 2762 of file Clock\_Ip\_Types.h.

Type	Name	Description
Clock_Ip_NameType	Name	Clock name of the external clock.
uint32	Value	Enable value - if value is zero then clock is gated, otherwise is enabled in
		different modes.

## 6.1.2.11 struct Clock\_Ip\_PcfsConfigType

 ${\bf Clock\ Source\ PCFS\ configuration\ structure.\ Implements\ Clock\_Ip\_PcfsConfigType\_Class.}$ 

Definition at line 2773 of file Clock\_Ip\_Types.h.

#### Data Fields

Type	Name	Description
Clock_Ip_NameType	Name	Clock source from which ramp-down and to which ramp-up are processed.
uint32	MaxAllowableIDDchange	Maximum variation of current per time (mA/microsec) - max allowable IDD change is determined by the user's power supply design.
uint32	StepDuration	Step duration of each PCFS step
Clock_Ip_NameType	SelectorName	Name of the selector that supports PCFS and name is one the inputs that can be selected
uint32	ClockSourceFrequency	Frequency of the clock source from which ramp-down and to which ramp-up are processed.

## $\bf 6.1.2.12 \quad struct \ Clock\_Ip\_GateConfigType$

 ${\bf Clock\ gate\ clock\ configuration\ structure.\ Implements\ Clock\_Ip\_GateConfigType\_Class.}$ 

Definition at line 2787 of file  $Clock\_Ip\_Types.h.$ 

#### Data Fields

Type	Name	Description
Clock_Ip_NameType	Name	Clock name associated to clock gate.
uint16	Enable	Enable or disable clock

## $6.1.2.13 \quad struct \ Clock\_Ip\_CmuConfigType$

 ${\bf Clock\ cmu\ configuration\ structure.\ Implements\ Clock\_Ip\_CmuConfigType\_Class.}$ 

Definition at line 2798 of file Clock\_Ip\_Types.h.

Type	Name	Description
Clock_Ip_NameType	Name	Clock name associated to clock monitor.
uint8	Enable	Enable/disable clock monitor
uint32	Interrupt	Enable/disable interrupt
uint32	MonitoredClockFrequency	Frequency of the clock source from which ramp-down and to which ramp-up are processed.
432 S32 MCU Driver NXP Semiconductor		

## $6.1.2.14 \quad struct \ Clock\_Ip\_ConfiguredFrequencyType$

 $Configured \ frequency \ structure. \ Implements \ Clock\_Ip\_Configured Frequency Type\_Class.$ 

Definition at line 2810 of file Clock\_Ip\_Types.h.

#### Data Fields

Type	Name	Description
Clock_Ip_NameType	Name	Clock name of the configured frequency value
uint32	ConfiguredFrequencyValue	Configured frequency value

## $6.1.2.15 \quad struct \ Clock\_Ip\_SpecificPerpihParamType$

 ${\it Clock Specific PerpihParamType\_Class.}$ 

Definition at line 2820 of file Clock\_Ip\_Types.h.

## 6.1.2.16 struct Clock\_IP\_SpecificPeriphConfigType

 ${\bf Clock\ Specific\ PeriphConfigType\_Class.}$ 

Definition at line 2830 of file Clock\_Ip\_Types.h.

## 6.1.2.17 struct Clock\_Ip\_ClockConfigType

 ${\bf Clock\ configuration\ structure.\ Implements\ Clock\_Ip\_ClockConfigType\_Class.}$ 

Definition at line 2840 of file Clock Ip Types.h.

Type	Name	Description
uint32	ClkConfigId	The ID for Clock configuration
uint8	IrcoscsCount	IRCOSCs count
uint8	XoscsCount	XOSCs count
uint8	PllsCount	PLLs count
uint8	SelectorsCount	Selectors count
uint8	DividersCount	Dividers count
uint8	DividerTriggersCount	Divider triggers count
uint8	FracDivsCount	Fractional dividers count
uint8	ExtClksCount	External clocks count
uint8	GatesCount	Clock gates count
uint8	PcfsCount	Clock pcfs count
uint8	CmusCount	Clock cmus count

#### Data Fields

Type	Name	Description
uint8	ConfigureFrequenciesCount	Configured frequencies count
Clock_Ip_IrcoscConfigType	Ircoscs[(2U)]	IRCOSCs
Clock_Ip_XoscConfigType	Xoscs[(1U)]	XOSCs
Clock_Ip_PllConfigType	Plls[(4U)]	PLLs
Clock_Ip_SelectorConfigType	Selectors[(32U)]	Selectors
Clock_Ip_DividerConfigType	Dividers[(33U)]	Dividers
${\bf Clock\_Ip\_DividerTriggerConfigType}$	DividerTriggers[1U]	Divider triggers
Clock_Ip_FracDivConfigType	FracDivs[(12U)]	Fractional dividers
Clock_Ip_ExtClkConfigType	ExtClks[(24U)]	External clocks
Clock_Ip_GateConfigType	Gates[(9U)]	Clock gates
Clock_Ip_PcfsConfigType	Pcfs[(3U)]	Progressive clock switching
Clock_Ip_CmuConfigType	Cmus[(28U)]	Clock cmus
Clock_IP_SpecificPeriphConfigType	SpecificPeriphalConfiguration	Clock specific peripheral configuration
Clock_Ip_ConfiguredFrequencyType	Configured Frequencies [(4U)]	Configured frequency values

## 6.1.3 Macro Definition Documentation

## 6.1.3.1 CLOCK\_IP\_NO\_PLL

#define CLOCK\_IP\_NO\_PLL

This parameter shall be set True, if the H/W does not have a PLL.

Definition at line 196 of file Clock\_Ip\_Types.h.

## 6.1.4 Types Reference

## ${\bf 6.1.4.1 \quad Clock\_Ip\_NotificationsCallbackType}$

typedef void(\* Clock\_Ip\_NotificationsCallbackType) (Clock\_Ip\_NotificationType Error, Clock\_Ip\_NameType
ClockName)

 ${\bf Clock\ notifications\ callback\ type.\ Implements\ ClockNotifications\ Callback\ Type\_Class.}$ 

Definition at line 2635 of file Clock\_Ip\_Types.h.

## 6.1.5 Enum Reference

## 6.1.5.1 Clock\_Ip\_ClockNameSourceType

enum Clock\_Ip\_ClockNameSourceType

Clock ip source type.

#### Enumerator

UKNOWN_TYPE	Clock path from source to this clock name has at least one selector.
IRCOSC_TYPE	Source is an internal oscillator.
XOSC_TYPE	Source is an external oscillator.
PLL_TYPE	Source is a pll.
EXT_CLK_TYPE	Source is an external clock.
SERDES_TYPE	Source is a SERDES.

Definition at line 237 of file Clock\_Ip\_Private.h.

## $6.1.5.2 \quad Clock\_Ip\_PllStatusReturnType$

 $\verb"enum Clock_Ip_PllStatusReturnType"$ 

Clock pll status return codes.

#### Enumerator

STATUS_PLL_NOT_ENABLED	Not enabled
STATUS_PLL_UNLOCKED	Unlocked
STATUS_PLL_LOCKED	Locked

Definition at line 251 of file Clock\_Ip\_Private.h.

## $6.1.5.3 \quad Clock\_Ip\_DfsStatusType$

enum Clock\_Ip\_DfsStatusType

Clock dfs status return codes.

## Enumerator

STATUS_DFS_NOT_ENABLED	Not enabled
STATUS_DFS_UNLOCKED	Unlocked
STATUS_DFS_LOCKED	Locked

Definition at line 261 of file Clock\_Ip\_Private.h.

## $\bf 6.1.5.4 \quad Clock\_Ip\_PowerModesType$

enum Clock\_Ip\_PowerModesType

Power modes.

Definition at line 205 of file Clock\_Ip\_Types.h.

#### 6.1.5.5 Clock\_Ip\_PowerNotificationType

enum Clock\_Ip\_PowerNotificationType

Power mode notification.

Definition at line 216 of file Clock\_Ip\_Types.h.

## 6.1.5.6 Clock\_Ip\_NameType

enum Clock\_Ip\_NameType

Clock names.

Definition at line 226 of file Clock\_Ip\_Types.h.

#### 6.1.5.7 Clock\_Ip\_StatusType

enum Clock\_Ip\_StatusType

Clock ip status return codes.

Enumerator

CLOCK_IP_SUCCESS	Clock tree was initialized successfully.
CLOCK_IP_ERROR	One of the elements timeout, clock tree couldn't be initialized.

Definition at line 2574 of file Clock\_Ip\_Types.h.

## $6.1.5.8 \quad Clock\_Ip\_PllStatusType$

enum Clock\_Ip\_PllStatusType

Clock ip pll status return codes.

#### Enumerator

CLOCK_IP_PLL_LOCKED	PLL is locked
CLOCK_IP_PLL_UNLOCKED	PLL is unlocked
CLOCK_IP_PLL_STATUS_UNDEFINED	PLL Status is unknown

Definition at line 2582 of file Clock\_Ip\_Types.h.

## 6.1.5.9 Clock\_Ip\_CmuStatusType

enum Clock\_Ip\_CmuStatusType

Clock ip cmu status return codes.

#### Enumerator

CLOCK_IP_CMU_IN_RANGE	Frequency is in range
CLOCK_IP_CMU_HIGH_FREQ	Frequency is higher than high limit
CLOCK_IP_CMU_LOW_FREQ	Frequency is lower than low limit
CLOCK_IP_CMU_STATUS_UNDEFINED	CMU status is unknown

Definition at line 2591 of file Clock\_Ip\_Types.h.

## 6.1.5.10 Clock\_Ip\_NotificationType

enum Clock\_Ip\_NotificationType

Clock ip report error types.

## Enumerator

CLOCK_IP_CMU_ERROR	Cmu Fccu notification.
CLOCK_IP_REPORT_TIMEOUT_ERROR	Report Timeout Error.
CLOCK_IP_REPORT_FXOSC_CONFIGURATION_ERROR	Report Fxosc Configuration Error.
CLOCK_IP_REPORT_CLOCK_MUX_SWITCH_ERROR	Report Clock Mux Switch Error.

#### Enumerator

CLOCK_IP_RAM_MEMORY_CONFIG_ENTRY	Ram config entry point.
CLOCK_IP_RAM_MEMORY_CONFIG_EXIT	Ram config exit point.
CLOCK_IP_FLASH_MEMORY_CONFIG_ENTRY	Flash config entry point.
CLOCK_IP_FLASH_MEMORY_CONFIG_EXIT	Flash config exit point.
CLOCK_IP_ACTIVE	Report Clock Active.
CLOCK_IP_INACTIVE	Report Clock Inactive.

Definition at line 2600 of file Clock\_Ip\_Types.h.

## 6.1.5.11 Clock\_Ip\_TriggerDividerType

enum Clock\_Ip\_TriggerDividerType

Clock ip trigger divider type.

#### Enumerator

IMMEDIATE_DIVIDER_UPDATE	Immediate divider update.
COMMON_TRIGGER_DIVIDER_UPDATE	Common trigger divider update.

Definition at line 2615 of file Clock\_Ip\_Types.h.

#### $6.1.5.12 \quad Clock\_Ip\_SpecificPeriphParamType$

enum Clock\_Ip\_SpecificPeriphParamType
specific peripheral.

Definition at line 2623 of file Clock\_Ip\_Types.h.

#### 6.1.6 Function Reference

#### 6.1.6.1 Clock\_Ip\_GetClockFrequency()

Gets the clock frequency for a specific clock name.

This function checks the current clock configurations and then calculates the clock frequency for a specific clock name defined in Clock\_Ip\_NameType. Clock modules must be properly configured before using this function. See features.h for supported clock names for different chip families. The returned value is in Hertz. If frequency is required for a peripheral and the module is not clocked, then 0 Hz frequency is returned.

#### Parameters

	in ClockName	Clock names defined in Clock_Ip_NameType
--	--------------	--

#### Returns

frequency Returned clock frequency value in Hertz

## 6.1.6.2 Clock\_Ip\_Init()

Set clock configuration according to pre-defined structure.

This function sets system to target clock configuration; It sets the clock modules registers for clock mode change.

#### Parameters

in	Config	Pointer to configuration structure.
----	--------	-------------------------------------

#### Returns

void

Note

If external clock is used in the target mode, please make sure it is enabled, for example, if the external oscillator is used, please setup correctly.

## 6.1.6.3 Clock\_Ip\_InitClock()

Set the PLL and other MCU specific clock options.

This function initializes the PLL and other MCU specific clock options. The clock configuration parameters are provided via the configuration structure.

This function shall start the PLL lock procedure (if PLL shall be initialized) and shall return without waiting until the PLL is locked.

#### Parameters

in	Config	Pointer to configuration structure.
----	--------	-------------------------------------

Returns

void

## 6.1.6.4 Clock\_Ip\_GetPllStatus()

Returns the lock status of the PLL.

This function returns status of the PLL: undefined, unlocked or locked. This function returns undefined status if this function is called prior to calling of the function Clock\_Ip\_InitClock

Returns

Status. Pll lock status

## 6.1.6.5 Clock\_Ip\_DistributePll()

Activates the PLL in MCU clock distribution.

This function activates the PLL clock to the MCU clock distribution.

This function removes the current clock source (for example internal oscillator clock) from MCU clock distribution.

Application layer calls this function after the status of the PLL has been detected as locked by the function  $Clock \leftarrow \_Ip\_GetPllStatus$ .

The function Clock\_Ip\_DistributePll shall return without affecting the MCU hardware if the PLL clock has been automatically activated by the MCU hardware.

Returns

void

#### 6.1.6.6 Clock\_Ip\_InstallNotificationsCallback()

Install a clock notifications callback.

This function installs a callback for reporting notifications from clock driver

#### Parameters

#### Returns

void

## 6.1.6.7 Clock\_Ip\_ClearClockMonitorStatus()

Clears status flags for a monitor clock.

This function clears status flags for a monitor clock.

#### Parameters

in   ClockName   C	Clock Name.
--------------------	-------------

#### Returns

void

## 6.1.6.8 Clock\_Ip\_GetClockMonitorStatus()

Returns the clock monitor status.

This function returns status of the clock monitor: undefined, lower, higher, in range. This function returns undefined status if this function is called when corresponding cmu is not enabled.

#### Returns

Status. Cmu status

## 6.1.6.9 Clock\_Ip\_DisableClockMonitor()

Disables a clock monitor.

This function disables a clock monitor.

#### Parameters

Returns

void

## 6.1.6.10 Clock\_Ip\_DisableModuleClock()

Disables clock for a peripheral.

This function disables clock for a peripheral.

#### Parameters

in	ClockName	Clock Name.
----	-----------	-------------

Returns

void

## $6.1.6.11 \quad Clock\_Ip\_EnableModuleClock()$

Enables clock for a peripheral.

This function enables clock for a peripheral.

#### Parameters

in	ClockName	Clock Name.

Returns

void

## 6.1.6.12 Clock\_Ip\_StartTimeout()

Initializes a starting reference point for timeout.

#### Parameters

out	StartTimeOut	The starting time from which elapsed time is measured
out	ElapsedTimeOut	The elapsed time to be passed to Clock_Ip_TimeoutExpired
out	TimeoutTicksOut	The timeout value (in ticks) to be passed to Clock_Ip_TimeoutExpired
in	Timeout Us	The timeout value (in microseconds)

## 6.1.6.13 Clock\_Ip\_TimeoutExpired()

Checks for timeout condition.

#### Parameters

-	in,out	StartTimeInOut	The starting time from which elapsed time is measured
	in,out	$Elapsed {\it Time In Out}$	The accumulated elapsed time from the starting time reference
-	in	TimeoutTicks	The timeout limit (in ticks)

## 6.1.6.14 Power\_Ip\_CM7\_EnableSleepOnExit()


Parameters
$oxed{None}$
Returns
None
6.1.6.15 Power_Ip_CM7_DisableSleepOnExit()
<pre>void Power_Ip_CM7_DisableSleepOnExit (</pre>
The function disables SLEEPONEXIT bit.
Parameters
$oxed{None}$
Returns
None
6.1.6.16 Power_Ip_CortexM_WarmReset()
<pre>void Power_Ip_CortexM_WarmReset (     void )</pre>
void )
The function request a Warm reset.
Parameters
None
None None
INDIE

The function enables SLEEPONEXIT bit.

## $6.1.6.17 \quad Power\_Ip\_CM7\_DisableDeepSleep()$

The function disable SLEEPDEEP bit.

Parameters



Returns

void

## 6.1.6.18 Power\_Ip\_CM7\_EnableDeepSleep()

The function enable SLEEPDEEP bit.

Parameters

```
in none
```

Returns

void

## 6.1.6.19 Power\_Ip\_MC\_RGM\_ResetInit()

This function initializes the Reset parameters.

Parameters

ConfigPtr | Pointer to the MC\_RGM configuration structure.

Returns

None

## 6.1.6.20 Power\_Ip\_MC\_RGM\_PerformReset()

This function performs a microcontroller reset.

Parameters

ConfigPtr | Pointer to the MC\_RGM configuration structure.

Returns

None

## $6.1.6.21 \quad Power\_Ip\_MC\_RGM\_GetResetReason()$

This function returns the Reset reason.

Parameters

None

Returns

Reason of the Reset event.

## $6.1.6.22 \quad Power\_Ip\_MC\_RGM\_GetResetRawValue()$

This function returns the Raw Reset value.

Parameters

None

Returns

Implementation-specific value with the Reset status.

## 6.1.6.23 Power\_Ip\_MC\_RGM\_ModeConfig()

Request mode configuration from MC\_RGM.

Parameters

 $MC\_RGM$  | Mode Domain Settings.

Returns

None

## 6.1.6.24 Power\_Ip\_MC\_RGM\_CheckModeConfig()

Check mode configuration from MC\_RGM.

Parameters

 $MC\_RGM$  | Mode Domain Settings.

Returns

None

# $6.1.6.25 \quad Power\_Ip\_MC\_RGM\_EnableResetDomain()$

Enable interconnect interface of Software Reset Domain base on configuration of McuPartitionResetEnable.

# Parameters

Returns

None

# 6.1.6.26 Power\_Ip\_MC\_RGM\_DisableResetDomain()

Disable interconnect interface of Software Reset Domain base on configuration of McuPartitionResetEnable.

#### Parameters

$MC\_RGM$	Mode Domain Settings.

Returns

None

# 6.1.6.27 Power\_Ip\_PMC\_PowerInit()

This function configure the Power Management Controller.

#### Parameters

ConfigPtr	Pointer to PMC configuration structure.

Returns

None

# 6.2 Mcu Driver

# 6.2.1 Detailed Description

### **Data Structures**

- struct Mcu\_ConfigType

  Initialization data for the MCU driver. More...
- struct Mcu\_MidrReturnType

  MIDR configuration. More...

### Macros

• #define MCU\_VENDOR\_ID

Import all data types from lower layers that should be exported. Mcu.h shall include Mcu\_Cfg.h for the API precompiler switches.

# Types Reference

- typedef Power\_Ip\_HwIPsConfigType Mcu\_HwIPsConfigType

  Mcu\_driver configuration structure.
- typedef Clock\_Ip\_ClockConfigType Mcu\_ClockConfigType Definition of a Clock configuration.
- typedef Ram\_Ip\_RamConfigType Mcu\_RamConfigType

Definition of a Clock configuration.

Definition of a Mode configuration.

 $\bullet \ \ typedef\ Power\_Ip\_ModeConfigType\ \underline{Mcu\_ModeConfigType}$ 

# Enum Reference

• enum Mcu\_ClockNotificationType

 $Mcu\_ClockNotificationType.$ 

# **Function Reference**

• void Mcu\_Init (const Mcu\_ConfigType \*ConfigPtr)

MCU driver initialization function.

• Std\_ReturnType Mcu\_InitRamSection (Mcu\_RamSectionType RamSection)

MCU driver initialization of Ram sections.

• Std\_ReturnType Mcu\_InitClock (Mcu\_ClockType ClockSetting)

MCU driver clock initialization function.

• void Mcu\_SetMode (Mcu\_ModeType McuMode)

This function sets the MCU power mode.

• Std\_ReturnType Mcu\_DistributePllClock (void)

This function activates the PLL clock to the MCU clock distribution.

• Mcu\_PllStatusType Mcu\_GetPllStatus (void)

This function returns the lock status of the PLL.

• Mcu\_ResetType Mcu\_GetResetReason (void)

This function returns the Reset reason.

• Mcu\_RawResetType Mcu\_GetResetRawValue (void)

This function returns the Raw Reset value.

• void Mcu\_PerformReset (void)

This function performs a microcontroller reset.

• void Mcu\_GetVersionInfo (Std\_VersionInfoType \*versioninfo)

This function returns the Version Information for the MCU module.

• Mcu RamStateType Mcu GetRamState (void)

This function returns the actual state of the RAM.

• void Mcu\_GetMidrStructure (Mcu\_MidrReturnType MidrPtr[((uint8) 2U)])

This function returns the value of the MIDR registers.

• void Mcu\_DisableCmu (Clock\_Ip\_NameType ClockName)

Disable clock monitoring unit.

• uint32 Mcu GetClockFrequency (Clock Ip NameType ClockName)

Return the frequency of a given clock.

• void Mcu SleepOnExit (Mcu SleepOnExitType SleepOnExit)

This function disable/enable SleepOnExit.

# Variables

• const Mcu ConfigType \* Mcu pConfigPtr

Local copy of the pointer to the configuration data.

# 6.2.2 Data Structure Documentation

#### 6.2.2.1 struct Mcu\_ConfigType

Initialization data for the MCU driver.

A pointer to such a structure is provided to the MCU initialization routines for configuration.

Definition at line 170 of file Mcu.h.

### **Data Fields**

• Mcu\_ClockNotificationType ClkSrcFailureNotification

Clock source failure notification enable configuration.

• Mcu RamSectionType NoRamConfigs

Total number of MCU modes.

• Mcu\_ModeType NoModeConfigs

Total number of MCU clock configurations.

 $\bullet \ \ const \ \ Mcu\_RamConfigType(*\ RamConfigArrayPtr\ )[((uint32)\ 1U)]$ 

RAM data configuration.

• const Mcu\_ModeConfigType(\* ModeConfigArrayPtr )[((uint32) 9U)]

Clock data configuration.

 $\bullet \ \ const \ Mcu\_HwIPsConfigType * HwIPsConfigPtr$ 

IPs data generic configuration.

### 6.2.2.1.1 Field Documentation

### 6.2.2.1.1.1 ClkSrcFailureNotification Mcu\_ClockNotificationType ClkSrcFailureNotification

Clock source failure notification enable configuration.

<

Total number of RAM sections.

Definition at line 174 of file Mcu.h.

# $6.2.2.1.1.2 \quad NoRam Configs \quad \texttt{Mcu\_RamSectionType NoRamConfigs} \\$

Total number of MCU modes.

Definition at line 182 of file Mcu.h.

# $6.2.2.1.1.3 \quad NoMode Configs \quad \texttt{Mcu\_ModeType NoModeConfigs}$

Total number of MCU clock configurations.

Definition at line 185 of file Mcu.h.

# $\textbf{6.2.2.1.1.4} \quad RamConfigArrayPtr \quad \texttt{const} \quad \texttt{Mcu\_RamConfigType} \ (* \; \texttt{RamConfigArrayPtr}) \ [ \ ( ( \texttt{uint32}) \ 1 \texttt{U}) \ ]$

RAM data configuration.

<

Power Modes data configuration.

Definition at line 193 of file Mcu.h.

### **6.2.2.1.1.5** ModeConfigArrayPtr const Mcu\_ModeConfigType(\* ModeConfigArrayPtr)[((uint32) 9U)]

Clock data configuration.

Definition at line 197 of file Mcu.h.

# $6.2.2.1.1.6 \quad HwIPsConfigPtr \quad \texttt{const} \; \; \texttt{Mcu\_HwIPsConfigType*} \; \; \texttt{HwIPsConfigPtr}$

IPs data generic configuration.

<

Definition at line 204 of file Mcu.h.

# 6.2.2.2 struct Mcu\_MidrReturnType

MIDR configuration.

Definition at line 237 of file Mcu\_Ipw\_Types.h.

Data Fields

Type	Name	Description
uint32	Midr1	SIUL2_MIDR1 Configuration register.
uint32	Midr2	SIUL2_MIDR2 Configuration register.

### 6.2.3 Macro Definition Documentation

### 6.2.3.1 MCU\_VENDOR\_ID

#define MCU\_VENDOR\_ID

Import all data types from lower layers that should be exported. Mcu.h shall include Mcu\_Cfg.h for the API pre-compiler switches.

Definition at line 64 of file Mcu.h.

# 6.2.4 Types Reference

### 6.2.4.1 Mcu\_HwIPsConfigType

typedef Power\_Ip\_HwIPsConfigType Mcu\_HwIPsConfigType

Mcu driver configuration structure.

Configuration for SIU reset configuration module. Configuration for power management and SSCM. Configuration for FLASH controller. Used by "Mcu\_ConfigType" structure.

Definition at line 194 of file Mcu\_Ipw\_Types.h.

### 6.2.4.2 Mcu\_ClockConfigType

typedef Clock\_Ip\_ClockConfigType Mcu\_ClockConfigType

Definition of a Clock configuration.

This configuration is transmitted as parameter to Mcu\_Ipw\_InitClock() API. Used by "Mcu\_ConfigType" structure.

Note

The structure Mcu\_ConfigType shall provide a configurable (enable/ disable) clock failure notification if the MCU provides an interrupt for such detection.

Definition at line 207 of file Mcu Ipw Types.h.

### 6.2.4.3 Mcu\_RamConfigType

typedef Ram\_Ip\_RamConfigType Mcu\_RamConfigType

Definition of a Clock configuration.

This configuration is transmitted as parameter to Mcu\_Ipw\_InitClock() API. Used by "Mcu\_ConfigType" structure.

Note

The structure Mcu\_ConfigType shall provide a configurable (enable/ disable) clock failure notification if the MCU provides an interrupt for such detection.

Definition at line 220 of file Mcu Ipw Types.h.

### 6.2.4.4 Mcu\_ModeConfigType

```
typedef Power_Ip_ModeConfigType Mcu_ModeConfigType
```

Definition of a Mode configuration.

This configuration is transmitted as parameter to Mcu\_Ipw\_SetMode() API. Used by "Mcu\_ConfigType" structure.

Definition at line 229 of file Mcu\_Ipw\_Types.h.

### 6.2.5 Enum Reference

# 6.2.5.1 Mcu\_ClockNotificationType

```
enum Mcu_ClockNotificationType
```

 $Mcu\_ClockNotificationType.$ 

Clock failure notification. Enable/disable clock failure interrupt generated by the MCU.

#### Enumerator

sable clock notification.
nable clock notification.

Definition at line 173 of file Mcu\_Ipw\_Types.h.

# 6.2.6 Function Reference

#### 6.2.6.1 Mcu\_Init()

MCU driver initialization function.

This routine initializes the MCU Driver. The intention of this function is to make the configuration setting for power down, clock and Ram sections visible within the MCU Driver.

# Parameters

in	ConfiaPtr	Pointer to configuration structure.
	Congregation	1 officer to comingulation burderare.

Returns

void

### 6.2.6.2 Mcu\_InitRamSection()

MCU driver initialization of Ram sections.

Function initializes the ram section selected by RamSection parameter. The section base address, size and value to be written are provided from the configuration structure. The function will write the value specified in the configuration structure indexed by RamSection. After the write it will read back the RAM to verify that the requested value was written.

#### Parameters

etion Index of ram section from configuration structure to be initialized.	in	
--	----	--

### Returns

Command has or has not been accepted.

### Return values

E_OK	Valid parameter, the driver state allowed execution and the RAM check was successful
$E\_NOT\_OK$	Invalid parameter, the driver state did not allowed execution or the RAM check was not successful

# 6.2.6.3 Mcu\_InitClock()

MCU driver clock initialization function.

This function intializes the PLL and MCU specific clock options. The clock setting is provided from the configuration structure.

#### Parameters

in	ClockSetting	Clock setting ID from config structure to be used.
----	--------------	--

#### Returns

Command has or has not been accepted.

#### Return values

E_OK	The driver state allowed the execution of the function and the provided parameter was in range
$E\_NOT\_OK$	The driver state did not allowed execution or the parameter was invalid

### 6.2.6.4 Mcu\_SetMode()

This function sets the MCU power mode.

This function activates MCU power mode from config structure selected by McuMode parameter. If the driver state is invalid or McuMode is not in range the function will skip changing the mcu mode.

#### Parameters

in	McuMode	MCU mode setting ID from config structure to be set.
----	---------	--

### Returns

void

### 6.2.6.5 Mcu\_DistributePllClock()

This function activates the PLL clock to the MCU clock distribution.

Function completes the PLL configuration and then activates the PLL clock to MCU. If the MCU\_NO\_PLL is TRUE the Mcu\_DistributePllClock has to be disabled. The function will not distribute the PLL clock if the driver state does not allow it, or the PLL is not stable.

# Returns

Std\_ReturnType

#### Return values

$E\_OK$	Command has been accepted.
$E\_NOT\_OK$	Command has not been accepted.

# 6.2.6.6 Mcu\_GetPllStatus()

This function returns the lock status of the PLL.

The user takes care that the PLL is locked by executing Mcu\_GetPllStatus. If the MCU\_NO\_PLL is TRUE the MCU\_GetPllStatus has to return MCU\_PLL\_STATUS\_UNDEFINED. It will also return MCU\_PLL\_STATUS UNDEFINED if the driver state was invalid

#### Returns

Mcu\_PllStatusType Provides the lock status of the PLL.

### Return values

MCU_PLL_STATUS_UNDEFINED	PLL Status is unknown.
$MCU\_PLL\_LOCKED$	PLL is locked.
$MCU\_PLL\_UNLOCKED$	PLL is unlocked.

### 6.2.6.7 Mcu\_GetResetReason()

This function returns the Reset reason.

This routine returns the Reset reason that is read from the hardware.

#### Returns

Mcu\_ResetType Reason of the Reset event.

# 6.2.6.8 Mcu\_GetResetRawValue()

This function returns the Raw Reset value.

This routine returns the Raw Reset value that is read from the hardware.

Returns

McuRawResetType Description of the returned value.

#### Return values

```
uint32 | Code of the Raw reset value.
```

# 6.2.6.9 Mcu\_PerformReset()

This function performs a microcontroller reset.

This function performs a microcontroller reset by using the hardware feature of the microcontroller. In case the function returns, the user must reset the platform using an alternate reset mechanism

Returns

void

### 6.2.6.10 Mcu\_GetVersionInfo()

This function returns the Version Information for the MCU module.

This function returns the vendor id, module id, major, minor and patch version.

#### Parameters

Returns

void

# 6.2.6.11 Mcu\_GetRamState()

This function returns the actual state of the RAM.

This function returns if the Ram Status is valid after a reset. The report is get from STCU as a result of MBIST (Memory Built-In Self Tests).

Returns

Mcu\_RamStateType Status of the Ram Content.

#### Return values

MCU_RAMSTATE_INVALID	Ram state is not valid or unknown (default), or the driver state does not allow this call.
$MCU\_RAMSTATE\_VALID$	Ram state is valid.

### 6.2.6.12 Mcu\_GetMidrStructure()

This function returns the value of the MIDR registers.

This function returns the platform dependent Mcu\_MidrReturnType structure witch contains the MIDRn registers.

### Parameters

in,out	MidrPtr	A pointer to a variable to store the Mcu_	_MidrReturnType structure.
--------	---------	---	----------------------------

Returns

void

# 6.2.6.13 Mcu\_DisableCmu()

Disable clock monitoring unit.

This function disables the selected clock monitoring unit.

Precondition

Function requires an execution of Mcu\_Init() before it can be used.

#### Parameters

in   ClockName   Name of the monitor clock for which CMU must be disal
--

#### Returns

void

# 6.2.6.14 Mcu\_GetClockFrequency()

Return the frequency of a given clock.

This function returns the frequency of a given clock which is request by user.

Precondition

Function requires an execution of Mcu\_Init() before it can be used,

#### Parameters

in   ClockName   Name of the monitor clock for which CMU must be disabled	
---	--

#### Returns

uint32

### 6.2.6.15 Mcu\_SleepOnExit()

This function disable/enable SleepOnExit.

Disable/enable Sleep on exit when returning from Handler mode to Thread mode.

#### Parameters

in	Mcu_SleepOnExitType	The value will be configured to SLEEPONEXIT bits.	
		MCU_SLEEP_ON_EXIT_DISABLED - Disable SLEEPONEXIT bit.	
		MCU_SLEEP_ON_EXIT_ENABLED - Enable SLEEPONEXIT bit.	

Returns

void

### 6.2.7 Variable Documentation

### 6.2.7.1 Mcu\_pConfigPtr

```
const Mcu_ConfigType* Mcu_pConfigPtr [extern]
```

Local copy of the pointer to the configuration data.

# 6.3 Power Ip Driver

### 6.3.1 Detailed Description

### **Data Structures**

- struct Power\_Ip\_MC\_ME\_CoreConfigType MC\_ME Core Configuration. More...
- struct Power\_Ip\_MC\_ME\_CofbConfigType

MC\_ME COFB Configuration. More...

- $\bullet \ \ struct \ Power\_Ip\_MC\_ME\_PartitionConfigType \\$ 
  - MC\_ME Partition Configuration. More...
- struct Power\_Ip\_MC\_ME\_ModeConfigType
  - MC\_ME IP Configuration. More...
- struct Power\_Ip\_MC\_RGM\_ConfigType

 $Configuration\ of\ MC\_RGM\ hardware\ IP.\ {\it More...}$ 

• struct Power\_Ip\_MC\_RGM\_CoreConfigType

MC\_RGM Core Reset Configuration. More...

• struct Power Ip MC RGM CofbConfigType

MC\_RGM COFB Configuration. More...

• struct Power\_Ip\_MC\_RGM\_DomainConfigType

MC RGM Domain Configuration. More...

 $\bullet \ \ struct \ Power\_Ip\_MC\_RGM\_ModeConfigType$ 

MC\_RGM IP Mode Configuration. More...

 $\bullet \ \ struct \ Power\_Ip\_PMC\_ConfigType$ 

Configuration for PMC. More...

• struct Power\_Ip\_MC\_RGM\_Type

#### Macros

- #define IP CM AIRCR
- #define CM\_AIRCR\_VECTKEY(x)
- #define MCU\_RAW\_RESET\_DEFAULT

The function Mcu\_GetResetRawValue shall return an implementation specific value which does not correspond to a valid value of the reset status register and is not equal to 0 if this function is called prior to calling of the function Mcu\_Init, and if supported by the hardware.

• #define POWER\_IP\_FIRST\_RESET\_REASON\_POS

This macro is used to define the position of the first reset reason.

- #define POWER\_IP\_RESET\_DOMAIN\_COUNT
- #define POWER IP RESET INSTANCE COUNT
- #define POWER\_IP\_MC\_RGM\_PRST\_COUNT

### Types Reference

• typedef uint32 Power\_Ip\_RawResetType

The type Mcu RawResetType specifies the reset reason in raw register format, read from a reset status register.

• typedef uint32 Power\_Ip\_ModeType

The Mcu\_ModeType specifies the identification (ID) for a MCU mode, configured via configuration structure.

• typedef void(\* Power\_Ip\_ReportErrorsCallbackType) (Power\_Ip\_ReportErrorType Error, uint8 ErrorCode)

Power report error callback structure. Implements PowerReportErrorCallbackType\_Class.

### Enum Reference

• enum Power\_Ip\_MC\_RGM\_ResetType

Reset type to be performed through the Mcu\_PerformReset() API.

- enum Power\_MC\_RGM\_StatusType
- enum Power\_Ip\_MSCM\_CpxType

Type of the return value of the function Mcu\_GetCpxType.

• enum Power Ip PowerModeType

Power Modes encoding.

• enum Power Ip ReportErrorType

Power ip report error types.

# **Function Reference**

- void Power\_Ip\_Init (const Power\_Ip\_HwIPsConfigType \*HwIPsConfigPtr)

  Power initialization.
- Power\_Ip\_PowerModeType Power\_Ip\_GetPreviousMode (void)

This function returns the previous mode.

- void Power\_Ip\_PerformReset (const Power\_Ip\_HwIPsConfigType \*HwIPsConfigPtr) Performs reset.
- $\bullet \ \ Power\_Ip\_ResetType\ Power\_Ip\_GetResetReason\ (void)$

Returns reset type.

• Power\_Ip\_RawResetType Power\_Ip\_GetResetRawValue (void)

Returns raw reset type.

- void Power\_Ip\_InstallNotificationsCallback (Power\_Ip\_ReportErrorsCallbackType ReportErrorsCallback)

  Install report error callback.
- void Power\_Ip\_StartTimeout (uint32 \*StartTimeOut, uint32 \*ElapsedTimeOut, uint32 \*TimeoutTicksOut, uint32 TimeoutUs)

Initializes a starting reference point for timeout.

• boolean Power\_Ip\_TimeoutExpired (uint32 \*StartTimeInOut, uint32 \*ElapsedTimeInOut, uint32 Timeout← Ticks)

Checks for timeout condition.

#### 6.3.2 Data Structure Documentation

#### 6.3.2.1 struct Power\_Ip\_MC\_ME\_CoreConfigType

MC ME Core Configuration.

This structure contains information for configuring the cores. The definitions for each Core setting within the structure Power\_Ip\_MC\_ME\_CoreConfigType shall contain:

- The index of the Core (within its partition).
- The boot address of the Core.
- Power management information (i.e. start or shutdown the Core).

Definition at line 183 of file Power Ip MC ME Types.h.

### Data Fields

Type	Name	Description	
boolean	${\bf Core Under McuControl}$	Specifies whether the given core is under MCU control.	
		<	
		The index of the core within the partition.	
uint8	CoreIndex	The boot address of the core.	
uint32 *	CoreBootAddress		
464uint32	CorePconfRegValue	The proces32cdMGUraDviveogister value of the core. N	

XP Semiconductors

# ${\bf 6.3.2.2 \quad struct \ Power\_Ip\_MC\_ME\_CofbConfigType}$

MC\_ME COFB Configuration.

This structure contains information for configuring the COFBs (Collection of Functional Blocks). The definitions for each COFB setting within the structure Power\_Ip\_MC\_ME\_CofbConfigType shall contain:

- The index of the COFB (within its partition).
- The list of peripherals enable/disable (i.e. the value of the PRTNx COFBx CLKEN register).

Definition at line 206 of file Power Ip MC ME Types.h.

#### Data Fields

Type	Name	Description
boolean	CofbUnderMcuControl	Specifies whether the given COFB set is under MCU control.
		<
		The index of the COFB set within the partition.
uint8	CofbIndex	
uint32	CofbClkenRegValue	The clock enable register value of the COFB set.
uint32	CofbBlocksToUpdateMask	Mask containing the COFB blocks to be updated.

# $6.3.2.3 \quad struct \ Power\_Ip\_MC\_ME\_PartitionConfigType$

MC\_ME Partition Configuration.

This structure contains information for configuring the Partitions. The definitions for each Partition setting within the structure Power\_Ip\_MC\_ME\_PartitionConfigType shall contain:

- The index of the Partition.
- The configuration settings for the COFBs contained within the Partition.
- The configuration settings for the Cores contained within the Partition.

Definition at line 230 of file Power\_Ip\_MC\_ME\_Types.h.

#### Data Fields

Type	Name	Description
boolean	PartitionUnderMcuControl	Specifies whether the given partition is under MCU control.
		Specifies whether the given partition's power management is under MCU control
boolean	PartitionPowerUnderMcuControl	The index of the partition.

### Data Fields

Type	Name	Description
uint8	PartitionIndex	
uint32	PartitionPconfRegValue	The process configuration register value of the partition.
uint32	PartitionTriggerMask	Mask containing the Partition triggers (PCE/OSSE/etc) to be updated.  Number of COFBs within the partition.
uint8	NumberOfCofbs	The configuration of the COFBs.
const Power_Ip_MC_ME_CofbConfigTy]	ArrayPartitionCofbConfigPtr)[] pe(*	Number of cores within the partition.
uint8	NumberOfCores	The configuration of the cores.
const Power_Ip_MC_ME_CoreConfigTyp	ArrayPartitionCoreConfigPtr)[] pe(*	

# ${\bf 6.3.2.4 \quad struct \ Power\_Ip\_MC\_ME\_ModeConfigType}$

MC\_ME IP Configuration.

This structure contains information for configuring the entire MC\_ME IP.

Definition at line 263 of file Power\_Ip\_MC\_ME\_Types.h.

### Data Fields

Type	Name	Description
uint32	MainCoreIdRegValue	MC_ME Main Core ID register.
		<
		MC_ME Mode Partition Settings.
const	ArrayPartitionConfigPtr)[((uint8)	
Power_Ip_MC_ME_PartitionConfi	g <b>'11/1</b> 1)e(*	

# $6.3.2.5 \quad struct \ Power\_Ip\_MC\_RGM\_ConfigType$

Configuration of MC\_RGM hardware IP.

This data configuration is set at module initialization phase.

Definition at line 132 of file Power\_Ip\_MC\_RGM\_Types.h.

#### Data Fields

Type	Name	Description
Power_Ip_MC_RGM_ResetType	ResetType	RESET type: Functional vs Destructive.
		<
uint32	FuncResetOpt	Enable/Disable functional reset sources
		(RGM_FERD register).
		<
uint32	FesThresholdReset	Functional Reset Escalation Threshold
		(RGM_FRET register).
		<
		Destructive Reset Escalation Threshold
		(RGM_DRET register).
uint32	DesThresholdReset	

# ${\bf 6.3.2.6 \quad struct \ Power\_Ip\_MC\_RGM\_CoreConfigType}$

MC\_RGM Core Reset Configuration.

This structure contains information for configuring the cores. The definitions for each Core setting within the structure Mcu\_Power\_Ip\_MC\_RGM\_CoreConfigType shall contain:

- The index of the Core (within its domain).
- Power management information (i.e. assert or deassert the reset signal of the Core).

Definition at line 170 of file Power\_Ip\_MC\_RGM\_Types.h.

### Data Fields

Type	Name	Description
boolean	CoreUnderMcuControl	Specifies whether the given core is under MCU control.
		<
		The index of the core within the domain.
uint8	CoreIndex	
uint32	CorePrstRegValue	The reset enable register value of the core.
uint32	${\it Core Blocks To Update Mask}$	Mask containing the Core blocks to be updated.

# $6.3.2.7 \quad struct \ Power\_Ip\_MC\_RGM\_CofbConfigType$

 $MC\_RGM$  COFB Configuration.

This structure contains information for configuring the COFBs (Collection of Functional Blocks). The definitions for each COFB setting within the structure Mcu\_Power\_Ip\_MC\_RGM\_CofbConfigType shall contain:

- The index of the COFB (within its domain).
- The list of peripherals enable/disable (i.e. the value of the PRSTx\_COFBy register).

Definition at line 193 of file Power\_Ip\_MC\_RGM\_Types.h.

#### Data Fields

Type	Name	Description
boolean	${\bf CofbUnderMcuControl}$	Specifies whether the given COFB set is under MCU control.
		<
		The index of the COFB set within the domain.
uint8	CofbIndex	
uint32	CofbRstRegValue	The reset enable register value of the COFB set.
uint32	${\bf CofbBlocksToUpdateMask}$	Mask containing the COFB blocks to be updated.

### 6.3.2.8 struct Power\_Ip\_MC\_RGM\_DomainConfigType

 $MC\_RGM$  Domain Configuration.

This structure contains information for configuring the Domains. The definitions for each Domain setting within the structure Mcu\_Power\_Ip\_MC\_RGM\_DomainConfigType shall contain:

- The index of the Domain.
- The configuration settings for the COFBs contained within the Domain.

Definition at line 216 of file Power\_Ip\_MC\_RGM\_Types.h.

#### Data Fields

Type	Name	Description
boolean	DomainUnderMcuControl	Specifies whether the given domain is under MCU control. < Specifies whether the given domain's power management is under MCU
		control
boolean	${\bf Domain Power Under Mcu Control}$	The index of the domain.
uint8	DomainIndex	
uint32	DomainRdcRegValue	The process configuration register value of the domain.  Number of COFBs within the domain.
uint8	NumberOfCofbs	The configuration of the COFBs.
const Power_Ip_MC_RGM_CofbConfigTyp	ArrayDomainCofbConfigPtr)[] pe(*	Number of cores within the domain.
uint8	NumberOfCores	The configuration of the cores.
const 468wer_Ip_MC_RGM_CoreConfigTyp	ArrayDomainCoreConfigPtr)[] oe(* S32 MCU Driver	NXP Semiconductors

# $6.3.2.9 \quad struct \ Power\_Ip\_MC\_RGM\_ModeConfigType$

 $MC\_RGM$  IP Mode Configuration.

This structure contains information for configuring the entire MC\_RGM IP.

Definition at line 248 of file Power\_Ip\_MC\_RGM\_Types.h.

#### Data Fields

Type	Name	Description
const	ArrayDomainConfigPtr)[((uint8)	MC_RGM Mode Domain Settings.
Power_Ip_MC_RGM_DomainConf	g <b>4</b> [y])e(*	<

# ${\bf 6.3.2.10 \quad struct \ Power\_Ip\_PMC\_ConfigType}$

Configuration for PMC.

The power control unit (PMC) acts as a bridge for mapping the PMC peripheral to the PMC address space.

Definition at line 108 of file Power\_Ip\_PMC\_Types.h.

### Data Fields

Type	Name	Description
uint32	${\bf NcspdCtrl}$	Non-Critical Supply Presence Detector Control Register (NCSPD_CTL)

# ${\bf 6.3.2.11 \quad struct \ Power\_Ip\_MC\_RGM\_Type}$

 $\operatorname{MC}_{\operatorname{RGM}}$  - Register Layout Type def

Definition at line 313 of file Power\_Ip\_Specific.h.

# Data Fields

Туре	Name	Description
volatile uint32	DES	Destructive Event Status Register, offset:
		0x0
uint8	RESERVED_0[4]	
volatile uint32	FES	Functional /External Reset Status
		Register, offset: 0x8
volatile uint32	FERD	Functional Event Reset Disable Register,
		offset: 0xC
uint8	RESERVED_1[4]	

### Data Fields

Type	Name	Description
volatile uint32	FREC	Functional Reset Escalation Counter
		Register, offset: 0x14
volatile uint32	FRET	Functional Reset Escalation Threshold
		Register, offset: 0x18
volatile uint32	DRET	Destructive Reset Escalation Threshold
		Register, offset: 0x1C
volatile uint32	ERCTRL	External Reset Control Register, offset:
		0x20
volatile uint32	RDSS	Reset During Standby Status Register,
		offset: 0x24
uint8	RESERVED_2[24]	
struct Power_Ip_MC_RGM_Type.PRST	PRST[(8U)]	
uint8	RESERVED_3[192]	
struct	PSTAT[(8U)]	
Power_Ip_MC_RGM_Type.PSTAT		

# 6.3.3 Macro Definition Documentation

# 6.3.3.1 IP\_CM\_AIRCR

#define IP\_CM\_AIRCR

CM7 AIRCR base pointer

Definition at line 123 of file Power\_Ip\_CortexM7.h.

### 6.3.3.2 CM\_AIRCR\_VECTKEY

#define CM\_AIRCR\_VECTKEY( x )

Reg\_eSys\_CortexM\_H\_REF\_1 A function should be used in preference to a function-like macro where they are interchangeable.

Definition at line 133 of file Power\_Ip\_CortexM7.h.

# 6.3.3.3 MCU\_RAW\_RESET\_DEFAULT

#define MCU\_RAW\_RESET\_DEFAULT

The function Mcu\_GetResetRawValue shall return an implementation specific value which does not correspond to a valid value of the reset status register and is not equal to 0 if this function is called prior to calling of the function Mcu\_Init, and if supported by the hardware.

Definition at line 103 of file Power\_Ip\_Specific.h.

### 6.3.3.4 POWER\_IP\_FIRST\_RESET\_REASON\_POS

#define POWER\_IP\_FIRST\_RESET\_REASON\_POS

This macro is used to define the position of the first reset reason.

Definition at line 249 of file Power\_Ip\_Specific.h.

### 6.3.3.5 POWER\_IP\_RESET\_DOMAIN\_COUNT

#define POWER\_IP\_RESET\_DOMAIN\_COUNT

Number of domains of the RESET module.

Definition at line 255 of file Power\_Ip\_Specific.h.

### 6.3.3.6 POWER\_IP\_RESET\_INSTANCE\_COUNT

#define POWER\_IP\_RESET\_INSTANCE\_COUNT

Number of instances of the RESET module.

Definition at line 257 of file Power\_Ip\_Specific.h.

# 6.3.3.7 POWER\_IP\_MC\_RGM\_PRST\_COUNT

#define POWER\_IP\_MC\_RGM\_PRST\_COUNT

MC\_RGM - Size of Registers Arrays

Definition at line 264 of file Power Ip Specific.h.

# 6.3.4 Types Reference

### 6.3.4.1 Power\_Ip\_RawResetType

```
typedef uint32 Power_Ip_RawResetType
```

The type Mcu\_RawResetType specifies the reset reason in raw register format, read from a reset status register.

The type shall be uint8, uint16 or uint32 based on best performance.

Destructive and Functional Reset Events Log.

Definition at line 192 of file Power\_Ip\_Types.h.

# ${\bf 6.3.4.2}\quad {\bf Power\_Ip\_ModeType}$

```
typedef uint32 Power_Ip_ModeType
```

The Mcu\_ModeType specifies the identification (ID) for a MCU mode, configured via configuration structure.

The type shall be uint8, uint16 or uint32.

Definition at line 201 of file Power Ip Types.h.

### 6.3.4.3 Power\_Ip\_ReportErrorsCallbackType

```
typedef void(* Power_Ip_ReportErrorSCallbackType) (Power_Ip_ReportErrorType Error, uint8 ErrorCode)
```

Power report error callback structure. Implements PowerReportErrorCallbackType\_Class.

Definition at line 243 of file Power\_Ip\_Types.h.

# 6.3.5 Enum Reference

#### 6.3.5.1 Power\_Ip\_MC\_RGM\_ResetType

```
enum Power_Ip_MC_RGM_ResetType
```

Reset type to be performed through the Mcu\_PerformReset() API.

Destructive Reset:

- Flash is always reset, so an updated value of the option bits is reloaded in volatile registers outside of the Flash array.
- Trimming is lost.
- STCU is reset and configured BISTs are executed Functional Reset:
- Starts the reset sequence from PHASE1 or from PHASE3.
- The volatile registers are not reset; in case of a reset event, the trimming is maintained.
- No BISTs shall be executed after functional resets.

#### Enumerator

MCU_FUNC_RESET	Functional Reset type.
MCU_DEST_RESET	Destructive Reset type.

Definition at line 115 of file Power\_Ip\_MC\_RGM\_Types.h.

# 6.3.5.2 Power\_MC\_RGM\_StatusType

enum Power\_MC\_RGM\_StatusType

#### Enumerator

POWER_MC_RGM_UNINIT	The MC_RGM driver is uninitialized.
POWER_MC_RGM_INIT	The MC_RGM driver is initialized.

Definition at line 259 of file Power\_Ip\_MC\_RGM\_Types.h.

# ${\bf 6.3.5.3 \quad Power\_Ip\_MSCM\_CpxType}$

enum Power\_Ip\_MSCM\_CpxType

Type of the return value of the function Mcu\_GetCpxType.

The type of Mcu\_CpxType is an enumeration with the following values: POWER\_IP\_CORE\_A53, POWER\_ $\leftarrow$  IP\_CORE\_CM7.

#### Enumerator

POWER_IP_CORE_UNDEFINED	Undefined core.
POWER_IP_CORE_A53	Cortex A53 core.
POWER_IP_CORE_CM7	Cortex M7 core.

Definition at line 106 of file Power\_Ip\_MSCM.h.

# ${\bf 6.3.5.4}\quad {\bf Power\_Ip\_PowerModeType}$

enum Power\_Ip\_PowerModeType

Power Modes encoding.

Supported power modes for the MCU.

#### Enumerator

POWER_IP_DEST_RESET_MODE	Destructive Reset Mode.
POWER_IP_FUNC_RESET_MODE	Functional Reset Mode.
POWER_IP_RESET_MODE	Any reset mode. Used when the particular type of
	reset doesn't matter.
POWER_IP_CORE_WARM_RESET_MODE	Core Warm Reset Mode.
POWER_IP_CORE_STANDBY_MODE	Core Standby Mode.
POWER_IP_SOC_PREPARE_STANDBY_MODE	Prepare Standby Mode.
POWER_IP_SOC_STANDBY_MODE	StandBy Mode.
POWER_IP_STANDBY_MODE	Prepare Standby and StandBy Mode.
POWER_IP_RUN_MODE	Run Mode.

Definition at line 167 of file Power\_Ip\_Types.h.

# ${\bf 6.3.5.5}\quad {\bf Power\_Ip\_ReportErrorType}$

```
enum Power_Ip_ReportErrorType
```

Power ip report error types.

Enumerator

POWER_IP_REPORT_TIMEOUT_ERROR	Report Timeout Error.
POWER_IP_ISR_ERROR	Notification Error.
POWER_IP_PMC_ERROR	Notification PMC.

Definition at line 232 of file Power\_Ip\_Types.h.

# 6.3.6 Function Reference

# $\mathbf{6.3.6.1} \quad \mathbf{Power\_Ip\_Init()}$

Power initialization.

This function power initialization

### Parameters

in HwIPsConfigPtr	power initialization configuration.
-------------------	-------------------------------------

#### Returns

void

# 6.3.6.2 Power\_Ip\_SetMode()

Sets mode.

This function sets mode.

#### Parameters

in $ModeConfigPtr$	power set mote configuration.
--------------------	-------------------------------

#### Returns

void

# $6.3.6.3 \quad Power\_Ip\_GetPreviousMode()$

This function returns the previous mode.

This function returns the previous mode.

Returns

Status of the previous mode.

# 6.3.6.4 Power\_Ip\_PerformReset()

Performs reset.

This function performs reset.

#### Parameters

in	HwIPsConfigPtr	reset initialization configuration.
----	----------------	-------------------------------------

### Returns

void

# 6.3.6.5 Power\_Ip\_GetResetReason()

Returns reset type.

This function returns reset type.

Returns

 $Power\_Ip\_ResetType\ Reset\ type$ 

# 6.3.6.6 Power\_Ip\_GetResetRawValue()

Returns raw reset type.

This function returns raw reset type.

Returns

Power\_Ip\_RawResetType Raw reset type

# 6.3.6.7 Power\_Ip\_InstallNotificationsCallback()

Install report error callback.

This function installs a callback for reporting errors from power driver

### Parameters

in $ReportErrorsCallback$	Callback to be installed.
---------------------------	---------------------------

#### Returns

void

# 6.3.6.8 Power\_Ip\_StartTimeout()

Initializes a starting reference point for timeout.

#### Parameters

out	StartTimeOut	The starting time from which elapsed time is measured
out	ElapsedTimeOut	The elapsed time to be passed to PowerTimeoutExpired
out	Time out Ticks Out	The timeout value (in ticks) to be passed to PowerTimeoutExpired
in	Timeout Us	The timeout value (in microseconds)

# 6.3.6.9 Power\_Ip\_TimeoutExpired()

Checks for timeout condition.

#### Parameters

	in,out	StartTimeInOut	The starting time from which elapsed time is measured
ſ	in,out	Elapsed Time In Out	The accumulated elapsed time from the starting time reference
Ī	in	TimeoutTicks	The timeout limit (in ticks)

# 6.4 Ram Ip Driver

# 6.4.1 Detailed Description

### **Data Structures**

• struct Ram\_Ip\_RamConfigType

Definition of a RAM section within the configuration structure. The definitions for each RAM section within the structure  $Ram\_Ip\_ConfigType$  shall contain: More...

# Types Reference

• typedef void(\* Ram\_Ip\_ReportErrorsCallbackType) (Ram\_Ip\_RamReportErrorType Error, uint8 Error ← Code)

Ram report error callback structure. Implements RamReportErrorCallbackType\_Class.

• typedef uint32 Ram\_Ip\_RamSectionType

The Ram\_Ip\_RamSectionType specifies the identification (ID) for a RAM section, configured via the configuration structure. The type shall be uint8, uint16 or uint32, based on best performance.

• typedef uint32 Ram\_Ip\_RamIndexType

The Ram\_Ip\_RamIndexType specifies the variable for indexing RAM sections. The type shall be uint8, uint16 or uint32, based on best performance.

• typedef uint32 Ram Ip RamSizeType

The Ram\_Ip\_RamSizeType specifies the RAM section size. The type shall be uint8, uint16 or uint32, based on best performance.

• typedef uint32 Ram\_Ip\_RamWriteSizeType

The Ram\_Ip\_RamWriteSizeType specifies the RAM section write size. The type shall be uint8, uint16 or uint32, based on best performance.

#### Enum Reference

• enum Ram\_Ip\_RamReportErrorType

Ram ip report error types.

• enum Ram\_Ip\_RamStateType

Ram State of the microcontroller.

• enum Ram\_Ip\_StatusType

Ram ip status return codes.

# **Function Reference**

- Ram\_Ip\_StatusType Ram\_Ip\_InitRamSection (const Ram\_Ip\_RamConfigType \*RamConfigPtr)

  Initializes RAM section.
- Ram\_Ip\_RamStateType Ram\_Ip\_GetRamState (void)

Returns RAM state.

void Ram\_Ip\_InstallNotificationsCallback (Ram\_Ip\_ReportErrorsCallbackType ReportErrorsCallback)
 Install report error callback. This function installs a callback for reporting errors from Ram driver.

# 6.4.2 Data Structure Documentation

#### 6.4.2.1 struct Ram\_Ip\_RamConfigType

Definition of a RAM section within the configuration structure. The definitions for each RAM section within the structure Ram\_Ip\_ConfigType shall contain:

- RAM section base address
- Section size
- Data pre-setting to be initialized
- RAM write size

Definition at line 191 of file Ram\_Ip\_Types.h.

#### Data Fields

Type	Name	Description
Ram_Ip_RamSectionType	RamSectorId	The ID for Ram Sector configuration.
uint8(*	RamBaseAddrPtr)[1U]	RAM section base address.
Ram_Ip_RamSizeType *	RamSize	RAM section size.
uint64	RamDefaultValue	RAM default value for initialization.
Ram_Ip_RamWriteSizeType	RamWriteSize	RAM section write size.

# 6.4.3 Types Reference

#### 6.4.3.1 Ram\_Ip\_ReportErrorsCallbackType

typedef void(\* Ram\_Ip\_ReportErrorsCallbackType) (Ram\_Ip\_RamReportErrorType Error, uint8 ErrorCode)

Ram report error callback structure. Implements RamReportErrorCallbackType\_Class.

Definition at line 125 of file Ram\_Ip\_Types.h.

#### 6.4.3.2 Ram\_Ip\_RamSectionType

typedef uint32 Ram\_Ip\_RamSectionType

The Ram\_Ip\_RamSectionType specifies the identification (ID) for a RAM section, configured via the configuration structure. The type shall be uint8, uint16 or uint32, based on best performance.

Definition at line 133 of file Ram\_Ip\_Types.h.

# ${\bf 6.4.3.3} \quad {\bf Ram\_Ip\_RamIndexType}$

typedef uint32 Ram\_Ip\_RamIndexType

The Ram\_Ip\_RamIndexType specifies the variable for indexing RAM sections. The type shall be uint8, uint16 or uint32, based on best performance.

Definition at line 140 of file Ram Ip Types.h.

# ${\bf 6.4.3.4} \quad {\bf Ram\_Ip\_RamSizeType}$

typedef uint32 Ram\_Ip\_RamSizeType

The Ram\_Ip\_RamSizeType specifies the RAM section size. The type shall be uint8, uint16 or uint32, based on best performance.

Definition at line 147 of file Ram\_Ip\_Types.h.

### 6.4.3.5 Ram\_Ip\_RamWriteSizeType

typedef uint32 Ram\_Ip\_RamWriteSizeType

The Ram\_Ip\_RamWriteSizeType specifies the RAM section write size. The type shall be uint8, uint16 or uint32, based on best performance.

Definition at line 154 of file Ram\_Ip\_Types.h.

### 6.4.4 Enum Reference

### 6.4.4.1 Ram\_Ip\_RamReportErrorType

enum Ram\_Ip\_RamReportErrorType

Ram ip report error types.

Enumerator

RAM\_IP\_REPORT\_TIMEOUT\_ERROR | Report Timeout Error.

Definition at line 110 of file Ram\_Ip\_Types.h.

# 6.4.4.2 Ram\_Ip\_RamStateType

```
enum Ram_Ip_RamStateType
```

Ram State of the microcontroller.

This is the Ram State data type returned by the function Mcu\_GetRamState() of the Mcu module.

#### Enumerator

RAM_IP_RAMSTATE_INVALID	RAM content is not valid or unknown (default).
RAM_IP_RAMSTATE_VALID	RAM content is valid.

Definition at line 161 of file Ram\_Ip\_Types.h.

### 6.4.4.3 Ram\_Ip\_StatusType

```
enum Ram_Ip_StatusType
```

Ram ip status return codes.

This is the Ram State data type returned by the function Mcu\_GetRamState() of the Mcu module.

### Enumerator

RAM_IP_STATUS_OK	RAM_IP Ok status
RAM_IP_STATUS_NOT_OK	RAM_IP Not ok status
RAM_IP_STATUS_UNDEFINED	RAM_IP Status is unknown

Definition at line 174 of file Ram\_Ip\_Types.h.

### 6.4.5 Function Reference

# $\bf 6.4.5.1 \quad Ram\_Ip\_InitRamSection()$

Initializes RAM section.

This function initializes RAM section.

### Parameters

Returns

Ram\_Ip\_StatusType Ram status

# 6.4.5.2 Ram\_Ip\_GetRamState()

Returns RAM state.

This function returns RAM section.

Returns

 $Ram\_Ip\_RamStateType\ Ram\ state$ 

# 6.4.5.3 Ram\_Ip\_InstallNotificationsCallback()

Install report error callback. This function installs a callback for reporting errors from Ram driver.

#### Parameters

Returns

void

#### How to Reach Us:

Home Page: nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec. C-5. CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and Vision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2022 NXP B.V.

