

# Integration Manual

for S32 MCU Driver

Document Number: IM11MCUASR4.4 Rev0000R4.0.0 Rev. 1.0

<b>1 Revision History</b>	<b>2</b>
<b>2 Introduction</b>	<b>3</b>
2.1 Supported Derivatives . . . . .	3
2.2 Overview . . . . .	4
2.3 About This Manual . . . . .	4
2.4 Acronyms and Definitions . . . . .	5
2.5 Reference List . . . . .	5
<b>3 Building the driver</b>	<b>6</b>
3.1 Build Options . . . . .	6
3.1.1 GCC Compiler/Assembler/Linker Options . . . . .	6
3.1.2 GHS Compiler/Assembler/Linker Options . . . . .	9
3.1.3 DIAB Compiler/Assembler/Linker Options . . . . .	11
3.2 Files required for compilation . . . . .	13
3.3 Setting up the plugins . . . . .	17
<b>4 Function calls to module</b>	<b>19</b>
4.1 Function Calls during Start-up . . . . .	19
4.2 Function Calls during Shutdown . . . . .	19
4.3 Function Calls during Wake-up . . . . .	19
<b>5 Module requirements</b>	<b>20</b>
5.1 Exclusive areas to be defined in BSW scheduler . . . . .	20
5.2 Exclusive areas not available on this platform . . . . .	21
5.3 Peripheral Hardware Requirements . . . . .	21
5.4 ISR to configure within AutosarOS - dependencies . . . . .	21
5.5 ISR Macro . . . . .	21
5.5.1 Without an Operating System . . . . .	21
5.5.2 With an Operating System . . . . .	22
5.6 Other AUTOSAR modules - dependencies . . . . .	22
5.7 Data Cache Restrictions . . . . .	22
5.8 User Mode support . . . . .	23
5.8.1 User Mode configuration in the module . . . . .	23
5.8.2 User Mode configuration in AutosarOS . . . . .	24
5.9 Multicore support . . . . .	25
<b>6 Main API Requirements</b>	<b>26</b>
6.1 Main function calls within BSW scheduler . . . . .	26
6.2 API Requirements . . . . .	26
6.3 Calls to Notification Functions, Callbacks, Callouts . . . . .	26

<b>7 Memory allocation</b>	<b>27</b>
7.1 Sections to be defined in Mcu_MemMap.h . . . . .	27
7.2 Linker command file . . . . .	28
<b>8 Integration Steps</b>	<b>29</b>
<b>9 External assumptions for driver</b>	<b>30</b>



## Chapter 1

### Revision History

Revision	Date	Author	Description
1.0	31.10.2022	NXP RTD Team	Prepared for release S32 RTD AUTOSAR 4.4 Version 4.0.0 Release

## Chapter 2

### Introduction

- [Supported Derivatives](#)
- [Overview](#)
- [About This Manual](#)
- [Acronyms and Definitions](#)
- [Reference List](#)

This Integration Manual describes the integration requirements for NXP Semiconductors' AUTOSAR Mcu Driver for S32.

### 2.1 Supported Derivatives

The software described in this document is intended to be used with the following microcontroller devices of NXP Semiconductors:

- s32g274a\_bga525
- s32g254a\_bga525
- s32g233a\_bga525
- s32g234m\_bga525
- s32g378a\_bga525
- s32g379a\_bga525
- s32g398a\_bga525
- s32g399a\_bga525
- s32g338m\_bga525
- s32g339m\_bga525
- s32g358a\_bga525
- s32g359a\_bga525
- s32r45\_bga780

All of the above microcontroller devices are collectively named as S32.

## 2.2 Overview

**AUTOSAR (AUTomotive Open System ARchitecture)** is an industry partnership working to establish standards for software interfaces and software modules for automobile electronic control systems.

AUTOSAR:

- paves the way for innovative electronic systems that further improve performance, safety and environmental friendliness.
- is a strong global partnership that creates one common standard: "Cooperate on standards, compete on implementation".
- is a key enabling technology to manage the growing electrics/electronics complexity. It aims to be prepared for the upcoming technologies and to improve cost-efficiency without making any compromise with respect to quality.
- facilitates the exchange and update of software and hardware over the service life of the vehicle.

## 2.3 About This Manual

This Technical Reference employs the following typographical conventions:

- **Boldface** style: Used for important terms, notes and warnings.
- *Italic* style: Used for code snippets in the text. Note that C language modifiers such "const" or "volatile" are sometimes omitted to improve readability of the presented code.

Notes and warnings are shown as below:

Note

This is a note.

Warning

This is a warning

## 2.4 Acronyms and Definitions

Term	Definition
API	Application Programming Interface
ASM	Assembler
BSMI	Basic Software Make file Interface
CAN	Controller Area Network
C/CPP	C and C++ Source Code
CS	Chip Select
CTU	Cross Trigger Unit
DEM	Diagnostic Event Manager
DET	Development Error Tracer
DMA	Direct Memory Access
ECU	Electronic Control Unit
FIFO	First In First Out
LSB	Least Significant Bit
MCU	Micro Controller Unit
MIDE	Multi Integrated Development Environment
MSB	Most Significant Bit
N/A	Not Applicable
RAM	Random Access Memory
SIU	Systems Integration Unit
SWS	Software Specification
VLE	Variable Length Encoding
XML	Extensible Markup Language

## 2.5 Reference List

#	Title	Version
1	Specification of Mcu Driver	AUTOSAR Release 4.4.0
2	S32G2 Reference Manual	Rev 5, May 2022
3	S32G3 Reference Manual	Rev.2 Draft C, June 2022
4	S32R45 Reference Manual	Rev. 3, 12/2021
5	S32G2 Errata Document	Mask Set Errata for Mask 0P77B, Rev. 2.4
6	S32G3 Errata Document	Mask Set Errata for Mask 0P72B, Rev. 1.1
7	S32R45 Errata Document	Mask Set Errata for Mask P57D, Rev. 2.0
8	S32G2 Data Sheet	Rev 5, May 2022
9	S32G3 Data Sheet	Rev 2, Draft B, June 2022
10	VR5510 Data Sheet	Rev 5, April 2022
11	S32R45 Data Sheet	Rev. 2 — 12/2021

## Chapter 3

### Building the driver

- [Build Options](#)
- [Files required for compilation](#)
- [Setting up the plugins](#)

This section describes the source files and various compilers, linker options used for building the driver. It also explains the EB Tresos Studio plugin setup procedure.

#### 3.1 Build Options

- [GCC Compiler/Assembler/Linker Options](#)
- [GHS Compiler/Assembler/Linker Options](#)
- [DIAB Compiler/Assembler/Linker Options](#)

The RTD driver files are compiled using:

- NXP GCC 9.2.0 20190812 (Build 1649 Revision gaf57174)
- Green Hills Multi 7.1.6d / Compiler 2020.1.4
- Wind River Diab Compiler 7.0.3

The compiler, assembler, and linker flags used for building the driver are explained below.

The TS\_T40D11M40I0R0 part of the plugin name is composed as follows:

- T = Target\_Id (e.g. T40 identifies Cortex-M architecture)
- D = Derivative\_Id (e.g. D11 identifies S32 platform)
- M = SW\_Version\_Major and SW\_Version\_Minor
- I = SW\_Version\_Patch
- R = Reserved

##### 3.1.1 GCC Compiler/Assembler/Linker Options

###### 3.1.1.1 GCC Compiler Options



Compiler Option	Description
-mcpu=cortex-m7	Targeted ARM processor for which GCC should tune the performance of the code
-mthumb	Generates code that executes in Thumb state
-mlittle-endian	Generate code for a processor running in little-endian mode
-mfpv5-sp-d16	Specifies the floating-point hardware available on the target
-mfloat-abi=hard	Specifies the floating-point ABI to use. "hard" allows generation of floating-point instructions and uses FPU-specific calling conventions
-std=c99	Specifies the ISO C99 base standard
-Os	Optimize for size. Enables all -O2 optimizations except those that often increase code size
-ggdb3	Produce debugging information for use by GDB using the most expressive format available, including GDB extensions if at all possible. Level 3 includes extra information, such as all the macro definitions present in the program
-Wall	Enables all the warnings about constructions that some users consider questionable, and that are easy to avoid (or modify to prevent the warning), even in conjunction with macros
-Wextra	This enables some extra warning flags that are not enabled by -Wall
-pedantic	Issue all the warnings demanded by strict ISO C. Reject all programs that use forbidden extensions. Follows the version of the ISO C standard specified by the aforementioned -std option
-Wstrict-prototypes	Warn if a function is declared or defined without specifying the argument types
-Wundef	Warn if an undefined identifier is evaluated in an #if directive. Such identifiers are replaced with zero
-Wunused	Warn whenever a function, variable, label, value, macro is unused
-Werror=implicit-function-declaration	Make the specified warning into an error. This option throws an error when a function is used before being declared
-Wsign-compare	Warn when a comparison between signed and unsigned values could produce an incorrect result when the signed value is converted to unsigned.
-Wdouble-promotion	Give a warning when a value of type float is implicitly promoted to double
-fno-short-enums	Specifies that the size of an enumeration type is at least 32 bits regardless of the size of the enumerator values.
-funsigned-char	Let the type char be unsigned by default, when the declaration does not use either signed or unsigned
-funsigned-bitfields	Let a bit-field be unsigned by default, when the declaration does not use either signed or unsigned
-fomit-frame-pointer	Omit the frame pointer in functions that don't need one. This avoids the instructions to save, set up and restore the frame pointer; on many targets it also makes an extra register available.

Compiler Option	Description
-fno-common	Makes the compiler place uninitialized global variables in the BSS section of the object file. This inhibits the merging of tentative definitions by the linker so you get a multiple-definition error if the same variable is accidentally defined in more than one compilation unit
-fstack-usage	This option is only used to build test for generation Ram/↔ Stack size report. Makes the compiler output stack usage information for the program, on a per-function basis
-fdump-ipa-all	This option is only used to build test for generation Ram/↔ Stack size report. Enables all inter-procedural analysis dumps
-c	Stop after assembly and produce an object file for each source file
-DS32XX	Predefine S32XX as a macro, with definition 1
-DS32G2XX	Predefine S32G2XX as a macro, with definition 1
-DGCC	Predefine GCC as a macro, with definition 1
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode
-DD_CACHE_ENABLE	Predefine D_CACHE_ENABLE as a macro, with definition 1. Enables data cache initialization in source file system.↔ c under the Platform driver
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initialization in source file system.c under the Platform driver
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initialization in source file system.c under the Platform driver
-DMCAL_ENABLE_USER_MODE_SUPPORT	Predefine MCAL_ENABLE_USER_MODE_SUPPORT as a macro, with definition 1. Allows drivers to be configured in user mode.

### 3.1.1.2 GCC Assembler Options

Assembler Option	Description
-X assembler-with-cpp	Specifies the language for the following input files (rather than letting the compiler choose a default based on the file name suffix)
-mcpu=cortexm7	Targeted ARM processor for which GCC should tune the performance of the code
-mfpu=fpv5-sp-d16	Specifies the floating-point hardware available on the target
-mfloat-abi=hard	Specifies the floating-point ABI to use. "hard" allows generation of floating-point instructions and uses FPU-specific calling conventions
-mthumb	Generates code that executes in Thumb state
-c	Stop after assembly and produce an object file for each source file

### 3.1.1.3 GCC Linker Options

Linker Option	Description
-Wl,-Map,filename	Produces a map file
-T linkerfile	Use linkerfile as the linker script. This script replaces the default linker script (rather than adding to it)
-entry=Reset_Handler	Specifies that the program entry point is Reset_Handler
-nostartfiles	Do not use the standard system startup files when linking
-mcpu=cortexm7	Targeted ARM processor for which GCC should tune the performance of the code
-mthumb	Generates code that executes in Thumb state
-mfpu=fpv5-sp-d16	Specifies the floating-point hardware available on the target
-mfloat-abi=hard	Specifies the floating-point ABI to use. "hard" allows generation of floating-point instructions and uses FPU-specific calling conventions
-mlittle-endian	Generate code for a processor running in little-endian mode
-ggdb3	Produce debugging information for use by GDB using the most expressive format available, including GDB extensions if at all possible. Level 3 includes extra information, such as all the macro definitions present in the program
-lc	Link with the C library
-lm	Link with the Math library
-lgcc	Link with the GCC library

### 3.1.2 GHS Compiler/Assembler/Linker Options

#### 3.1.2.1 GHS Compiler Options

Compiler Option	Description
-cpu=cortexm7	Selects target processor: Arm Cortex M7
-thumb	Selects generating code that executes in Thumb state
-fpu=vfpv5_d16	Specifies hardware floating-point using the v5 version of the VFP instruction set, with 16 double-precision floating-point registers
-fsingle	Use hardware single-precision, software double-precision FP instructions
-C99	Use (strict ISO) C99 standard (without extensions)
-ghstd=last	Use the most recent version of Green Hills Standard mode (which enables warnings and errors that enforce a stricter coding standard than regular C and C++)
-Osize	Optimize for size
-gnu_asm	Enables GNU extended asm syntax support
-dual_debug	Generate DWARF 2.0 debug information
-G	Generate debug information
-keeptempfiles	Prevents the deletion of temporary files after they are used. If an assembly language file is created by the compiler, this option will place it in the current directory instead of the temporary directory
-Wimplicit-int	Produce warnings if functions are assumed to return int
-Wshadow	Produce warnings if variables are shadowed

Compiler Option	Description
-Wtrigraphs	Produce warnings if trigraphs are detected
-Wundef	Produce a warning if undefined identifiers are used in #if preprocessor statements
-unsigned_chars	Let the type char be unsigned, like unsigned char
-unsigned_fields	Bitfields declared with an integer type are unsigned
-no_commons	Allocates uninitialized global variables to a section and initializes them to zero at program startup
-no_exceptions	Disables C++ support for exception handling
-no_slash_comment	C++ style // comments are not accepted and generate errors
-prototype_errors	Controls the treatment of functions referenced or called when no prototype has been provided
-incorrect_pragma_warnings	Controls the treatment of valid #pragma directives that use the wrong syntax
-c	Stop after assembly and produce an object file for each source file
-DS32XX	Predefine S32XX as a macro, with definition 1
-DS32G2XX	Predefine S32G2XX as a macro, with definition 1
-DGHS	Predefine GHS as a macro, with definition 1
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode
-DD_CACHE_ENABLE	Predefine D_CACHE_ENABLE as a macro, with definition 1. Enables data cache initialization in source file system.c under the Platform driver
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initialization in source file system.c under the Platform driver
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initialization in source file system.c under the Platform driver
-DMCAL_ENABLE_USER_MODE_SUPPORT	Predefine MCAL_ENABLE_USER_MODE_SUPPORT as a macro, with definition 1. Allows drivers to be configured in user mode

## 3.1.2.2 GHS Assembler Options

Assembler Option	Description
-cpu=cortexm7	Selects target processor: Arm Cortex M7
-fpu=vfpv5_d16	Specifies hardware floating-point using the v5 version of the VFP instruction set, with 16 double-precision floating-point registers
-fsingle	Use hardware single-precision, software double-precision FP instructions
-preprocess_assembly_files	Controls whether assembly files with standard extensions such as .s and .asm are preprocessed
-list	Creates a listing by using the name and directory of the object file with the .lst extension
-c	Stop after assembly and produce an object file for each source file

### 3.1.2.3 GHS Linker Options

Linker Option	Description
-e Reset_Handler	Make the symbol Reset_Handler be treated as a root symbol and the start label of the application
-T linker_script_file.ld	Use linker_script_file.ld as the linker script. This script replaces the default linker script (rather than adding to it)
-map	Produce a map file
-keepmap	Controls the retention of the map file in the event of a link error
-Mn	Generates a listing of symbols sorted alphabetically/numerically by address
-delete	Instructs the linker to remove functions that are not referenced in the final executable. The linker iterates to find functions that do not have relocations pointing to them and eliminates them
-ignore_debug_references	Ignores relocations from DWARF debug sections when using -delete. DWARF debug information will contain references to deleted functions that may break some third-party debuggers
-Llibrary_path	Points to library_path (the libraries location) for thumb2 to be used for linking
-larch	Link architecture specific library
-lstartup	Link run-time environment startup routines. The source code for themodules in this library is provided in the src/libstartup directory
-lind_sd	Link language-independent library, containing support routines for features such as software floating point, run-time error checking, C99 complex numbers, and some general purpose routines of the ANSI C library
-v	Prints verbose information about the activities of the linker, including the libraries it searches to resolve undefined symbols
-nostartfiles	Controls the start files to be linked into the executable

### 3.1.3 DIAB Compiler/Assembler/Linker Options

#### 3.1.3.1 DIAB Compiler Options

Compiler Option	Description
-tARMCORTEXM7MG:simple	Selects target processor (hardware single-precision, software double-precision floating-point)
-mthumb	Selects generating code that executes in Thumb state
-std=c99	Follows the C99 standard for C
-Oz	Like -O2 with further optimizations to reduce code size
-g	Generates DWARF 4.0 debug information
-fstandalone-debug	Emits full debug info for all types used by the program
-Wstrict-prototypes	Warn if a function is declared or defined without specifying the argument types
-Wsign-compare	Produce warnings when comparing signed type with unsigned type
-Wdouble-promotion	Give a warning when a value of type float is implicitly promoted to double

Compiler Option	Description
-Wunknown-pragmas	Issues a warning for unknown pragmas
-Wundef	Warns if an undefined identifier is evaluated in an <code>#if</code> directive. Such identifiers are replaced with zero
-Wextra	Enables some extra warning flags that are not enabled by '-Wall'
-Wall	Enables all of the most useful warnings (for historical reasons this option does not literally enable all warnings)
-pedantic	Emits a warning whenever the standard specified by the -std option requires a diagnostic
-Werror=implicit-function-declaration	Generates an error whenever a function is used before being declared
-fno-common	Compile common globals like normal definitions
-fno-signed-char	Char is unsigned
-fno-trigraphs	Do not process trigraph sequences
-V	Displays the current version number of the tool suite
-c	Stop after assembly and produce an object file for each source file
-DS32XX	Predefine S32XX as a macro, with definition 1
-DS32G2XX	Predefine S32G2XX as a macro, with definition 1
-DDIAB	Predefine DIAB as a macro, with definition 1
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode
-DD_CACHE_ENABLE	Predefine D_CACHE_ENABLE as a macro, with definition 1. Enables data cache initialization in source file system.c under the Platform driver
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initialization in source file system.c under the Platform driver
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initialization in source file system.c under the Platform driver
-DMCAL_ENABLE_USER_MODE_SUPPORT	Predefine MCAL_ENABLE_USER_MODE_SUPPORT as a macro, with definition 1. Allows drivers to be configured in user mode

### 3.1.3.2 DIAB Assembler Options

Assembler Option	Description
-mthumb	Selects generating code that executes in Thumb state
-Xpreprocess-assembly	Invokes C preprocessor on assembly files before running the assembler
-Xassembly-listing	Produces an .lst assembly listing file
-c	Stop after assembly and produce an object file for each source file

### 3.1.3.3 DIAB Linker Options

Linker Option	Description
-e Reset_Handler	Make the symbol Reset_Handler be treated as a root symbol and the start label of the application
linker_script_file.dld	Use linker_script_file.dld as the linker script. This script replaces the default linker script (rather than adding to it)
-m30	m2 + m4 + m8 + m16
-Xstack-usage	Gathers and display stack usage at link time
-Xpreprocess-lecl	Perform pre-processing on linker scripts
-Llibrary_path	Points to the libraries location for ARMV7EMMG to be used for linking
-lc	Links with the standard C library
-lm	Links with the math library

## 3.2 Files required for compilation

This section describes the include files required to compile, assemble and link the AUTOSAR Mcu Driver for S32 microcontrollers.

To avoid integration of incompatible files, all the include files from other modules shall have the same AR\_MAJOR\_VERSION and AR\_MINOR\_VERSION, i.e. only files with the same AUTOSAR major and minor versions can be compiled.

### 3.2.0.0.1 Mcu Driver Files:

- Mcu\_TS\_T40D11M40I0R0\src\Clock\_Ip\_Data.c
- Mcu\_TS\_T40D11M40I0R0\src\Clock\_Ip\_Data1.c
- Mcu\_TS\_T40D11M40I0R0\src\Clock\_Ip\_Data2.c
- Mcu\_TS\_T40D11M40I0R0\src\Clock\_Ip\_Divider.c
- Mcu\_TS\_T40D11M40I0R0\src\Clock\_Ip\_DividerTrigger.c
- Mcu\_TS\_T40D11M40I0R0\src\Clock\_Ip\_ExtOsc.c
- Mcu\_TS\_T40D11M40I0R0\src\Clock\_Ip\_FracDiv.c
- Mcu\_TS\_T40D11M40I0R0\src\Clock\_Ip\_Frequency.c
- Mcu\_TS\_T40D11M40I0R0\src\Clock\_Ip\_Frequency1.c
- Mcu\_TS\_T40D11M40I0R0\src\Clock\_Ip\_Frequency2.c
- Mcu\_TS\_T40D11M40I0R0\src\Clock\_Ip\_Gate.c
- Mcu\_TS\_T40D11M40I0R0\src\Clock\_Ip\_IntOsc.c
- Mcu\_TS\_T40D11M40I0R0\src\Clock\_Ip\_Irq.c
- Mcu\_TS\_T40D11M40I0R0\src\Clock\_Ip\_Monitor.c
- Mcu\_TS\_T40D11M40I0R0\src\Clock\_Ip\_Pll.c

- Mcu\_TS\_T40D11M40I0R0\src\Clock\_Ip\_ProgFreqSwitch.c
- Mcu\_TS\_T40D11M40I0R0\src\Clock\_Ip\_Selector.c
- Mcu\_TS\_T40D11M40I0R0\src\Clock\_Ip\_Specific.c
- Mcu\_TS\_T40D11M40I0R0\src\Clock\_Ip\_Specific1.c
- Mcu\_TS\_T40D11M40I0R0\src\Clock\_Ip\_Specific2.c
- Mcu\_TS\_T40D11M40I0R0\src\Clock\_Ip.c
- Mcu\_TS\_T40D11M40I0R0\src\Power\_Ip\_MC\_ME.c
- Mcu\_TS\_T40D11M40I0R0\src\Power\_Ip\_MC\_RGM\_Irq.c
- Mcu\_TS\_T40D11M40I0R0\src\Power\_Ip\_MC\_RGM.c
- Mcu\_TS\_T40D11M40I0R0\src\Power\_Ip\_MSCM.c
- Mcu\_TS\_T40D11M40I0R0\src\Mcu\_Dem\_Wrapper.c
- Mcu\_TS\_T40D11M40I0R0\src\Mcu\_Ipw.c
- Mcu\_TS\_T40D11M40I0R0\src\Mcu.c
- Mcu\_TS\_T40D11M40I0R0\src\Power\_Ip\_PMC.c
- Mcu\_TS\_T40D11M40I0R0\src\Power\_Ip\_Private.c
- Mcu\_TS\_T40D11M40I0R0\src\Power\_Ip\_CortexA.c
- Mcu\_TS\_T40D11M40I0R0\src\Power\_Ip\_CortexM7.c
- Mcu\_TS\_T40D11M40I0R0\src\Power\_Ip.c
- Mcu\_TS\_T40D11M40I0R0\src\Ram\_Ip.c
- Mcu\_TS\_T40D11M40I0R0\include\Clock\_Ip\_Private.h
- Mcu\_TS\_T40D11M40I0R0\include\Clock\_Ip\_Specific.h
- Mcu\_TS\_T40D11M40I0R0\include\Clock\_Ip\_Specific1.h
- Mcu\_TS\_T40D11M40I0R0\include\Clock\_Ip\_Specific2.h
- Mcu\_TS\_T40D11M40I0R0\include\Clock\_Ip\_TrustedFunctions.h
- Mcu\_TS\_T40D11M40I0R0\include\Clock\_Ip\_Types.h
- Mcu\_TS\_T40D11M40I0R0\include\Clock\_Ip.h
- Mcu\_TS\_T40D11M40I0R0\include\Power\_Ip\_MC\_ME\_Types.h
- Mcu\_TS\_T40D11M40I0R0\include\Power\_Ip\_MC\_ME.h
- Mcu\_TS\_T40D11M40I0R0\include\Power\_Ip\_MC\_RGM\_Types.h
- Mcu\_TS\_T40D11M40I0R0\include\Power\_Ip\_MC\_RGM.h
- Mcu\_TS\_T40D11M40I0R0\include\Power\_Ip\_MSCM.h
- Mcu\_TS\_T40D11M40I0R0\include\Mcu\_Dem\_Wrapper.h
- Mcu\_TS\_T40D11M40I0R0\include\Mcu\_EnvCfg.h



- Mcu\_TS\_T40D11M40I0R0\include\Mcu\_Ipw\_Types.h
- Mcu\_TS\_T40D11M40I0R0\include\Mcu\_Ipw.h
- Mcu\_TS\_T40D11M40I0R0\include\Mcu.h
- Mcu\_TS\_T40D11M40I0R0\include\Power\_Ip\_PMC\_Types.h
- Mcu\_TS\_T40D11M40I0R0\include\Power\_Ip\_PMC.h
- Mcu\_TS\_T40D11M40I0R0\include\Power\_Ip\_CortexA.h
- Mcu\_TS\_T40D11M40I0R0\include\Power\_Ip\_CortexM7.h
- Mcu\_TS\_T40D11M40I0R0\include\Power\_Ip\_Private.h
- Mcu\_TS\_T40D11M40I0R0\include\Power\_Ip\_Specific.h
- Mcu\_TS\_T40D11M40I0R0\include\Power\_Ip\_TrustedFunctions.h
- Mcu\_TS\_T40D11M40I0R0\include\Power\_Ip\_Types.h
- Mcu\_TS\_T40D11M40I0R0\include\Power\_Ip.h
- Mcu\_TS\_T40D11M40I0R0\include\Ram\_Ip\_Types.h
- Mcu\_TS\_T40D11M40I0R0\include\Ram\_Ip.h

### 3.2.0.0.2 Mcu Driver Generated Files (must be generated by the user using a configuration tool):

- Clock\_Ip\_Cfg\_Defines.h
- Clock\_Ip\_Cfg.h
- Mcu\_Ipw\_Cfg\_Defines.h
- Mcu\_Cfg.h
- Power\_Ip\_Cfg\_Defines.h
- Power\_Ip\_Cfg.h
- Ram\_Ip\_Cfg\_Defines.h
- Ram\_Ip\_Cfg.h
- Clock\_Ip\_Cfg.c
- Mcu\_Cfg.c
- Power\_Ip\_Cfg.c
- Ram\_Ip\_Cfg.c

#### Note

As a deviation from the standard:

- Mcu\_[VariantName]\_PBcfg.c, Clock\_Ip\_[VariantName]\_PBcfg.c, Power\_Ip\_[VariantName]\_PBcfg.c, Ram\_Ip\_[VariantName]\_PBcfg.c, - These files will contain the definition for all parameters that are variant aware, independent of the configuration class that will be selected (PC, PB)
- Mcu\_Cfg.c, Clock\_Ip\_Cfg.c, Power\_Ip\_Cfg.c, Ram\_Ip\_Cfg.c - These files will contain the definition for all configuration structures containing only variables that are not variant aware, configured and generated only once. These files alone do not contain the whole structure needed by Mcu\_Init function to configure the driver. Based on the number of variants configured in the EcuC, there can be more than one configuration structure for one module even for VariantPreCompile.

### 3.2.0.0.3 Base Files:

```
- Base_TS_T40D11M40I0R0\header\S32G274A_COMMON.h
- Base_TS_T40D11M40I0R0\header\S32G274A_MC_CGM.h
- Base_TS_T40D11M40I0R0\header\S32G274A_MC_CGM_1.h
- Base_TS_T40D11M40I0R0\header\S32G274A_MC_CGM_2.h
- Base_TS_T40D11M40I0R0\header\S32G274A_FXOSC.h
- Base_TS_T40D11M40I0R0\header\S32G274A_PLLDIG.h
- Base_TS_T40D11M40I0R0\header\S32G274A_MC_ME.h
- Base_TS_T40D11M40I0R0\header\S32G274A_SRAMC.h
- Base_TS_T40D11M40I0R0\header\S32G274A_DFS.h
- Base_TS_T40D11M40I0R0\header\S32G274A_CMU_FC.h
- Base_TS_T40D11M40I0R0\header\S32G274A_SYSTICK.h
- Base_TS_T40D11M40I0R0\header\S32G274A_S32G_GPR.h
- Base_TS_T40D11M40I0R0\header\S32G274A_MC_RGM.h
- Base_TS_T40D11M40I0R0\header\S32G274A_PMC.h
- Base_TS_T40D11M40I0R0\header\S32G274A_RESET.h
- Base_TS_T40D11M40I0R0\header\S32G274A_SIUL2.h
- Base_TS_T40D11M40I0R0\header\S32G274A_SCB.h
- Base_TS_T40D11M40I0R0\header\S32G274A_MSCM.h
- Base_TS_T40D11M40I0R0\header\S32G274A_STCU2.h
- Base_TS_T40D11M40I0R0\header\S32G274A_RTC.h

- Base_TS_T40D11M40I0R0\header\S32R45_COMMON.h
- Base_TS_T40D11M40I0R0\header\S32R45_MC_CGM.h
- Base_TS_T40D11M40I0R0\header\S32R45_MC_CGM_1.h
- Base_TS_T40D11M40I0R0\header\S32R45_MC_CGM_2.h
- Base_TS_T40D11M40I0R0\header\S32R45_FXOSC.h
- Base_TS_T40D11M40I0R0\header\S32R45_PLLDIG.h
- Base_TS_T40D11M40I0R0\header\S32R45_MC_ME.h
- Base_TS_T40D11M40I0R0\header\S32R45_SRAMC.h
- Base_TS_T40D11M40I0R0\header\S32R45_DFS.h
- Base_TS_T40D11M40I0R0\header\S32R45_CMU_FC.h
- Base_TS_T40D11M40I0R0\header\S32R45_MC_RGM.h
- Base_TS_T40D11M40I0R0\header\S32R45_PMC.h
- Base_TS_T40D11M40I0R0\header\S32R45_RESET.h
- Base_TS_T40D11M40I0R0\header\S32R45_SIUL2.h
- Base_TS_T40D11M40I0R0\header\S32R45_SCB.h
- Base_TS_T40D11M40I0R0\header\S32R45_MSCM.h
- Base_TS_T40D11M40I0R0\header\S32R45_STCU2.h

- Base_TS_T40D11M40I0R0\header\S32G399A_COMMON.h
- Base_TS_T40D11M40I0R0\header\S32G399A_MC_CGM.h
- Base_TS_T40D11M40I0R0\header\S32G399A_MC_CGM_1.h
- Base_TS_T40D11M40I0R0\header\S32G399A_MC_CGM_2.h
- Base_TS_T40D11M40I0R0\header\S32G399A_MC_CGM_5.h
- Base_TS_T40D11M40I0R0\header\S32G399A_MC_CGM_6.h
- Base_TS_T40D11M40I0R0\header\S32G399A_FXOSC.h
- Base_TS_T40D11M40I0R0\header\S32G399A_PLLDIG.h
- Base_TS_T40D11M40I0R0\header\S32G399A_MC_ME.h
- Base_TS_T40D11M40I0R0\header\S32G399A_SRAMC.h
- Base_TS_T40D11M40I0R0\header\S32G399A_DFS.h
- Base_TS_T40D11M40I0R0\header\S32G399A_CMU_FC.h
- Base_TS_T40D11M40I0R0\header\S32G399A_CMU_FC_39.h
- Base_TS_T40D11M40I0R0\header\S32G399A_CMU_FC_46.h
- Base_TS_T40D11M40I0R0\header\S32G399A_CMU_FC_47.h
- Base_TS_T40D11M40I0R0\header\S32G399A_CMU_FC_48.h
- Base_TS_T40D11M40I0R0\header\S32G399A_CMU_FC_49.h
- Base_TS_T40D11M40I0R0\header\S32G399A_CMU_FC_50.h
- Base_TS_T40D11M40I0R0\header\S32G399A_CMU_FC_51.h
- Base_TS_T40D11M40I0R0\header\S32G399A_S32G_GPR.h
- Base_TS_T40D11M40I0R0\header\S32G399A_RTC.h
- Base_TS_T40D11M40I0R0\header\S32G399A_SIUL2.h
- Base_TS_T40D11M40I0R0\header\S32G399A_MC_RGM.h
- Base_TS_T40D11M40I0R0\header\S32G399A_PMC.h
- Base_TS_T40D11M40I0R0\header\S32G399A_RESET.h
- Base_TS_T40D11M40I0R0\header\S32G399A_SCB.h
```

```

- Base_TS_T40D11M40I0R0\header\S32G399A_MSCM.h
- Base_TS_T40D11M40I0R0\header\S32G399A_STCU2.h

- Base_TS_T40D11M40I0R0\include\Mcal.h
- Base_TS_T40D11M40I0R0\include\StandardTypes.h
- Base_TS_T40D11M40I0R0\include\Devassert.h
- Base_TS_T40D11M40I0R0\include\Platform_Types.h
- Base_TS_T40D11M40I0R0\include\Std_Types.h
- Base_TS_T40D11M40I0R0\include\RegLockMacros.h
- Base_TS_T40D11M40I0R0\include\OsIf.h
- Base_TS_T40D11M40I0R0\src\OsIf_Timer.c
- Base_TS_T40D11M40I0R0\src\OsIf_Timer_System.c

```

#### 3.2.0.0.4 DEM Files:

- Dem\_TS\_T40D11M40I0R0\include\Dem.h
- Dem\_TS\_T40D11M40I0R0\src\Dem.c

#### 3.2.0.0.5 DET Files:

- Det\_TS\_T40D11M40I0R0\include\Det.h
- Det\_TS\_T40D11M40I0R0\src\Det.c

#### 3.2.0.0.6 RTE Files:

- Rte\_TS\_T40D11M40I0R0\include\SchM\_Mcu.h
- Rte\_TS\_T40D11M40I0R0\src\SchM\_Mcu.c

## 3.3 Setting up the plugins

The Mcu Driver was designed to be configured by using the EB Tresos Studio (version 27.1.0 b200625-0900 or later)

#### 3.3.0.0.1 Location of various files inside the MCU module folder:

- VSMD (Vendor Specific Module Definition) file in EB Tresos Studio XDM format:
  - Mcu\_TS\_T40D11M40I0R0\config\Mcu.xdm
- VSMD (Vendor Specific Module Definition) file(s) in AUTOSAR compliant EPD format:
  - Mcu\_TS\_T40D11M40I0R0\autosar\Mcu\_<subderivative\_name>.epd
- Code Generation Templates for variant aware parameters:
  - Mcu\_TS\_T40D11M40I0R0\generate\_PB\src\Clock\_Ip\_PBcfg.c
  - Mcu\_TS\_T40D11M40I0R0\generate\_PB\src\Mcu\_PBcfg.c

- Mcu\_TS\_T40D11M40I0R0\generate\_PB\src\Power\_Ip\_PBcfg.c
  - Mcu\_TS\_T40D11M40I0R0\generate\_PB\src\Ram\_Ip\_PBcfg.c
  - Mcu\_TS\_T40D11M40I0R0\generate\_PB\include\Clock\_Ip\_PBcfg.h
  - Mcu\_TS\_T40D11M40I0R0\generate\_PB\include\Mcu\_PBcfg.h
  - Mcu\_TS\_T40D11M40I0R0\generate\_PB\include\Power\_Ip\_PBcfg.h
  - Mcu\_TS\_T40D11M40I0R0\generate\_PB\include\Ram\_Ip\_PBcfg.h
  - Mcu\_TS\_T40D11M40I0R0\generate\_PB\Clock\_Ip\_RegOperations.m
  - Mcu\_TS\_T40D11M40I0R0\generate\_PB\Mcu\_RegOperations.m
  - Mcu\_TS\_T40D11M40I0R0\generate\_PB\Power\_Ip\_RegOperations.m
  - Mcu\_TS\_T40D11M40I0R0\generate\_PB\Ram\_Ip\_RegOperations.m
- Code Generation Templates for parameters without variation points:
    - Mcu\_TS\_T40D11M40I0R0\generate\_PC\src\Clock\_Ip\_Cfg.c
    - Mcu\_TS\_T40D11M40I0R0\generate\_PC\src\Mcu\_Cfg.c
    - Mcu\_TS\_T40D11M40I0R0\generate\_PC\src\Power\_Ip\_Cfg.c
    - Mcu\_TS\_T40D11M40I0R0\generate\_PC\src\Ram\_Ip\_Cfg.c
    - Mcu\_TS\_T40D11M40I0R0\generate\_PC\include\Clock\_Ip\_Cfg.h
    - Mcu\_TS\_T40D11M40I0R0\generate\_PC\include\Clock\_Ip\_Cfg\_Defines.h
    - Mcu\_TS\_T40D11M40I0R0\generate\_PC\include\Mcu\_Cfg.h
    - Mcu\_TS\_T40D11M40I0R0\generate\_PC\include\Mcu\_Ipw\_Cfg\_Defines.h
    - Mcu\_TS\_T40D11M40I0R0\generate\_PC\include\Power\_Ip\_Cfg.h
    - Mcu\_TS\_T40D11M40I0R0\generate\_PC\include\Power\_Ip\_Cfg\_Defines.h
    - Mcu\_TS\_T40D11M40I0R0\generate\_PC\include\Ram\_Ip\_Cfg.h
    - Mcu\_TS\_T40D11M40I0R0\generate\_PC\include\Ram\_Ip\_Cfg\_Defines.h
    - Mcu\_TS\_T40D11M40I0R0\generate\_PC\Clock\_Ip\_RegOperations.m
    - Mcu\_TS\_T40D11M40I0R0\generate\_PC\Mcu\_RegOperations.m
    - Mcu\_TS\_T40D11M40I0R0\generate\_PC\Power\_Ip\_RegOperations.m
    - Mcu\_TS\_T40D11M40I0R0\generate\_PC\Ram\_Ip\_RegOperations.m

### 3.3.0.0.2 Steps to generate the configuration:

1. Copy the following module folders into the Tresos plugins folder:
  - Base\_TS\_T40D11M40I0R0
  - Dem\_TS\_T40D11M40I0R0
  - Det\_TS\_T40D11M40I0R0
  - EcuC\_TS\_T40D11M40I0R0
  - Os\_TS\_T40D11M40I0R0
  - Platform\_TS\_T40D11M40I0R0
  - Resource\_TS\_T40D11M40I0R0
  - Rte\_TS\_T40D11M40I0R0
2. Set the desired Tresos Output location folder for the generated sources and header files.
3. Use the EB Tresos Studio GUI to modify ECU configuration parameters values.
4. Generate the configuration files

## Chapter 4

### Function calls to module

- [Function Calls during Start-up](#)
- [Function Calls during Shutdown](#)
- [Function Calls during Wake-up](#)

#### 4.1 Function Calls during Start-up

The first BSW module to be initialized after Power on shall be MCU. The MCU shall be initialized in the following sequence.

1. Mcu\_Init()
2. Mcu\_InitClock()
3. Mcu\_GetPllStatus() - Till PLL is locked.
4. Mcu\_DistributePllClock()
5. Mcu\_SetMode()
6. Mcu\_InitRamSection() - If required

#### 4.2 Function Calls during Shutdown

Mcu\_SetMode (sleep mode) API shall be called during GO SLEEP phase of the EcuM's Shutdown state to configure the hardware for Sleep mode. This shall be called after ICU & GPT are set to sleep.

#### 4.3 Function Calls during Wake-up

None.

## Chapter 5

### Module requirements

- Exclusive areas to be defined in BSW scheduler
- Exclusive areas not available on this platform
- Peripheral Hardware Requirements
- ISR to configure within AutosarOS - dependencies
- ISR Macro
- Other AUTOSAR modules - dependencies
- Data Cache Restrictions
- User Mode support
- Multicore support

#### 5.1 Exclusive areas to be defined in BSW scheduler

In the current implementation, MCU is using the services of Schedule Manager (SchM) for entering and exiting the exclusive areas. The following critical regions are used in the MCU driver:

##### Exclusive Areas implemented in High level driver layer (HLD)

**MCU\_EXCLUSIVE\_AREA\_00** is used in function `Mcu_SetMode()` to protect against itself in the context of multicore usage of it and ISR event.

**MCU\_EXCLUSIVE\_AREA\_01** is used in function `Mcu_DisableCmu()` to protect against itself in the context of multicore usage of it and ISR event.

##### Exclusive Areas implemented in Low level driver layer (IPL)

**MCU\_EXCLUSIVE\_AREA\_01** is used in function `Clock_Ip_InitClock()` to protect against itself in the context of multicore usage of it and ISR event.

**MCU\_EXCLUSIVE\_AREA\_01** is used in function `Clock_Ip_DisableClockMonitor()` to protect against itself in the context of multicore usage of it and ISR event.

Below is the table depicting the exclusivity between different critical region IDs from the MCU driver. If there is an “X” in the table, it means that those 2 critical regions cannot interrupt each other.

**Table 5.1 Critical Region Exclusive Matrix**

MCU_EXCLUSIVE_AREA	MCU_EA_00	MCU_EA_01	Interrupt Service Routines Critical Regions (composed diagram)
MCU_EA_00	X		X
MCU_EA_01		X	X

**Note**

MCU\_EA\_xx means MCU\_EXCLUSIVE\_AREA\_xx

## 5.2 Exclusive areas not available on this platform

List of exclusive areas which are not available on this platform (or blank if they're all available).

N/A.

## 5.3 Peripheral Hardware Requirements

None.

## 5.4 ISR to configure within AutosarOS - dependencies

The following ISR's are used by the MCU driver:

**Table 5.3 MCU ISRs**

Module Name	ISR Name	Vector Number	ISR Number
MC_RGM	MC_RGM_ResetAlt_IRQHandler	114	98
FCCU	Mcu_Cmu_ClockFail_IRQHandler	117	101

## 5.5 ISR Macro

RTD drivers use the ISR macro to define the functions that will process hardware interrupts. Depending on whether the OS is used or not, this macro can have different definitions.

### 5.5.1 Without an Operating System

The macro `_USING_OS_AUTOSAROS_` must not be defined.

### 5.5.1.1 Using Software Vector Mode

The macro `_USE_SW_VECTOR_MODE_` must be defined and the ISR macro is defined as:

```
#define ISR(IsrName) void IsrName(void)
```

In this case, the drivers' interrupt handlers are normal C functions and their prologue/epilogue will handle the context save and restore.

### 5.5.1.2 Using Hardware Vector Mode

The macro `_USE_SW_VECTOR_MODE_` must not be defined and the ISR macro is defined as:

```
#define ISR(IsrName) INTERRUPT_FUNC void IsrName(void)
```

In this case, the drivers' interrupt handlers must also handle the context save and restore.

**5.5.2 With an Operating System** Please refer to your OS documentation for description of the ISR macro.

## 5.6 Other AUTOSAR modules - dependencies

- Platform: This module is used for configuring platform specific settings, managing the interrupt requests and other system wide settings as defined in each hardware implementation.
- Det: The DET module is used for enabling Development error detection. The API function used is `Det_ReportError()`. The activation / deactivation of Development error detection is configurable using the 'McuDevErrorDetect' configuration parameter.
- Dem: This module is necessary for enabling reporting of production relevant error status. The API function used is `Dem_SetEventStatus()`.
- EcuC: The ECUC module is used for ECU configuration. MCAL modules need ECUC to retrieve the variant information.
- Rte: The RTE module is needed for implementing data consistency of exclusive areas that are used by MCU module. The module is the realization (for a particular ECU) of the interfaces of the AUTOSAR Virtual Function Bus (VFB) and thus provides the infrastructure services for communication between Application Software Components as well as facilitating access to basic software components including the OS
- Base: The BASE module contains the common files/definitions needed by the MCAL. This means that it is a dependency for all other MCAL modules.
- Resource: Resource module is used to select microcontroller's derivatives.

## 5.7 Data Cache Restrictions

None.



## 5.8 User Mode support

- [User Mode configuration in the module](#)
- [User Mode configuration in AutosarOS](#)

**5.8.1 User Mode configuration in the module** The Mcu can be run in user mode if the following steps are performed:

- Enable **McuEnableUserModeSupport** from the configuration
- Call the following functions as trusted functions:

Function syntax	Description	Available via
void Clock_Ip_SpecificSetUserAccessAllowed(void)	For seting the user access allowed for some clock registers protected by REG_PROT	Clock_Ip_TrustedFunction.h
void Clock_Ip_ConfigureResetGenCtrl1(void)	Reset GENCTRL1 register	
void Clock_Ip_ConfigureSetGenCtrl1(void)	Set GENCTRL1 register	
void Get_GENCTRL1_CTRL(void)	Get GENCTRL1 register	
void SRAMC_SetRamIWS(void)	Set Ram waitstate value	
void Clock_Ip_SetRtcRtccClksel_TrustedCall(Clock_Ip_Selector ConfigType const *Config)	Write Config RTCCLKSEL to register	
uint32 get_RTC_CLK_Frequency_TrustedCall(void)	Return the frequency of RTC_CLK clock	Power_Ip_TrustedFunction.h
void Power_Ip_CM7_EnableSleepOnExit(void)	The function enables SLEEPONEXIT bit.	
void Power_Ip_CM7_DisableSleepOnExit(void)	The function disables SLEEPONEXIT bit.	
void Power_Ip_CortexA64_WarmReset(void)	Set warmReset for CortexA64.	
void Power_Ip_CortexM_WarmReset(void)	The function request a Warm reset.	
void Power_Ip_CM7_DisableDeepSleep(void)	The function disable SLEEPDEEP bit.	
void Power_Ip_CM7_EnableDeepSleep(void)	The function enable SLEEPDEEP bit.	
void Power_Ip_MC_RGM_ModeConfig(const Power_Ip_MC_RGM_ModeConfigType * ModeConfigPtr)	Request mode configuration from MC_RGM.	
void Power_Ip_MC_RGM_CheckModeConfig(const Power_Ip_MC_RGM_ModeConfigType * ModeConfigPtr)	Check mode configuration from MC_RGM.	

## Module requirements

Function syntax	Description	Available via
void Power_Ip_MC_RGM_Enable( ResetDomain(const Power_Ip_MC_ _RGM_ModeConfigType * Mode_ ConfigPtr)	Enable interconnect interface of Software Reset Domain base on configuration of McuPartitionResetEnable.	
void Power_Ip_MC_RGM_DisableResetDomain(const Power_Ip_MC_RGM_ModeConfigType * ModeConfigPtr)	Disable interconnect interface of Software Reset Domain base on configuration of McuPartitionResetEnable.	
void Power_Ip_RDC_SetUserAccessAllowed(void)	This function will enable writing in User mode by configuring REG_PROT	
void Power_Ip_MC_RGM_ResetInit(const Power_Ip_MC_RGM_ConfigType * ConfigPtr)	This function will enable writing in User mode by configuring REG_PROT	
void Power_Ip_MC_RGM_PerformReset(const Power_Ip_MC_RGM_ConfigType * ConfigPtr)	This function performs a microcontroller reset.	
Power_Ip_ResetType Power_Ip_MC_RGM_GetResetReason(void);	This function returns the Reset reason.	
Power_Ip_RawResetType Power_Ip_MC_RGM_GetResetRawValue(void);	This function returns the Raw Reset value	
void Power_Ip_PMC_PowerInit(const Power_Ip_PMC_ConfigType * ConfigPtr);	This function configure the Power Management Controller	
void Power_Ip_MC_ME_SetUserAccessAllowed(void);	This function will enable writing in User mode by configuring REG_PROT	
void Power_Ip_PMC_SetUserAccessAllowed(void);	This function will enable writing in User mode by configuring REG_PROT	
void Power_Ip_MC_RGM_SetUserAccessAllowed(void);	This function will enable writing in User mode by configuring REG_PROT	

### 5.8.2 User Mode configuration in AutosarOS

When User mode is enabled, the driver may has the functions that need to be called as trusted functions in AutosarOS context. Those functions are already defined in driver and declared in the header `<IpName>_Ip_TrustedFunctions.h`. This header also included all headers files that contains all types definition used by parameters or return types of those functions. Refer the chapter [User Mode configuration in the module](#) for more detail about those functions and the name of header files they are declared inside. Those functions will be called indirectly with the naming convention below in order to AutosarOS can call them as trusted functions.

Call\_<Function\_Name>\_TRUSTED(parameter1,parameter2,...)

That is the result of macro expansion `OsIf_Trusted_Call` in driver code:

```
#define OsIf_Trusted_Call[1-6params](name,param1,...,param6) Call_##name##_TRUSTED(param1,...,param6)
```

So, the following steps need to be done in AutosarOS:

- Ensure `MCAL_ENABLE_USER_MODE_SUPPORT` macro is defined in the build system or somewhere global.
- Define and declare all functions that need to call as trusted functions follow the naming convention above in Integration/User code. They need to be visible in `Os.h` for the driver to call them. They will do the marshalling of the parameters and call `CallTrustedFunction()` in OS specific manner.
- `CallTrustedFunction()` will switch to privileged mode and call `TRUSTED_<Function_Name>()`.
- `TRUSTED_<Function_Name>()` function is also defined and declared in Integration/User code. It will un-marshalling of the parameters to call `<Function_Name>()` of driver. The `<Function_Name>()` functions are already defined in driver and declared in `<IpName>_Ip_TrustedFunctions.h`. This header should be included in OS for OS call and indexing these functions.

See the sequence chart below for an example calling `Linflexd_Uart_Ip_Init_Privileged()` as a trusted function.




Figure 5.1 Example sequence chart for calling `Linflexd_Uart_Ip_Init_Privileged` as trusted function

## 5.9 Multicore support

The Mcu Driver does not support Multicore.

## Chapter 6

### Main API Requirements

- [Main function calls within BSW scheduler](#)
- [API Requirements](#)
- [Calls to Notification Functions, Callbacks, Callouts](#)

#### 6.1 Main function calls within BSW scheduler

None.

#### 6.2 API Requirements

None.

#### 6.3 Calls to Notification Functions, Callbacks, Callouts

- `McuPerformResetCallout` called by MCU right before `Mcu_PerformReset()` .
- `McuErrorIsrNotification` The callout configured by the user for error ISR notifications.
- `McuCmuNotification` The callout configured by the user for CMU notifications.
- `McuPrepareMemoryConfig` The callout configured by the user for preparing flash and ram controllers configuration.

## Chapter 7

### Memory allocation

- [Sections to be defined in Mcu\\_MemMap.h](#)
- [Linker command file](#)

#### 7.1 Sections to be defined in Mcu\_MemMap.h

Section name	Type of section	Description
MCU_START_SEC_CONFIG_DATA_↔ UNSPECIFIED	Configuration Data	Start of Memory Section for Config Data
MCU_STOP_SEC_CONFIG_DATA_↔ UNSPECIFIED	Configuration Data	End of Memory Section for Config Data
MCU_START_SEC_CONST_↔ UNSPECIFIED	Configuration Data	Start of Memory Section for Config Data that is not variant aware
MCU_STOP_SEC_CONST_↔ UNSPECIFIED	Configuration Data	End of Memory Section for Config Data that is not variant aware
MCU_START_SEC_CODE	Code	Start of memory Section for Code
MCU_STOP_SEC_CODE	Code	End of memory Section for Code
MCU_START_SEC_CODE_AC	Code	Start of code relative addressing mode to ensure Position-independent Code
MCU_STOP_SEC_CODE_AC	Code	End of above section.
MCU_START_SEC_RAMCODE	Code	Start of memory Section for Code to be located in Ram
MCU_STOP_SEC_RAMCODE	Code	End of memory Section for Code to be located in Ram
MCU_START_SEC_VAR_CLEARED↔ _UNSPECIFIED	Variables	Used for variables, structures, arrays when the SIZE (alignment) does not fit the criteria of 8,16 or 32 bit. These variables are cleared to zero by start-up code.
MCU_STOP_SEC_VAR_CLEARED_↔ UNSPECIFIED	Variables	End of above section.
MCU_START_SEC_VAR_CLEARED↔ _UNSPECIFIED_NO_CACHEABLE	Variables	Used for variables, structures, arrays when the SIZE (alignment) does not fit the criteria of 8,16 or 32 bit. These variables are cleared to zero by start-up code (no cacheable)

## Memory allocation

Section name	Type of section	Description
MCU_STOP_SEC_VAR_CLEARED_↔ UNSPECIFIED_NO_CACHEABLE	Variables	End of above section.
MCU_START_SEC_VAR_INIT_32	Variables	Used for variables which have to be aligned to 32 bit. For instance used for variables of size 32 bit or used for composite data types↔:arrays ,structs containing elements of maximum 32 bits. These variables are initialized with values after every reset.
MCU_STOP_SEC_VAR_INIT_32	Variables	End of above section.
MCU_START_SEC_VAR_INIT_↔ UNSPECIFIED	Variables	Used for variables, structures, arrays, when the SIZE (alignment) does not fit the criterion of 8,16 or 32 bit. These variables are initialized with values after every reset.
MCU_STOP_SEC_VAR_INIT_↔ UNSPECIFIED	Variables	End of above section.

## 7.2 Linker command file

Memory shall be allocated for every section defined in the driver's "<Module>"\_MemMap.h.



## Chapter 8

### Integration Steps

This section gives a brief overview of the steps needed for integrating this module:

1. Generate the required module configuration(s). For more details refer to section [Files Required for Compilation](#)
2. Allocate the proper memory sections in the driver's memory map header file ("`<Module>_MemMap.h`") and linker command file. For more details refer to section [Sections to be defined in `<Module>\_MemMap.h`](#)
3. Compile & build the module with all the dependent modules. For more details refer to section [Building the Driver](#)

## Chapter 9

### External assumptions for driver

The section presents requirements that must be complied with when integrating the MCU driver into the application.

External Assumption Req ID	External Assumption Text
SWS_Mcu_00244	If the register can affect several hardware modules and if it is an I/O register, it shall be initialised by the PORT driver. Note: These registers are not under MCU's coverage
SWS_Mcu_00246	One-time writable registers that require initialisation directly after reset shall be initialised by the startup code. Note: This requirement refers to the start-up code
SWS_Mcu_00247	All other registers not mentioned before shall be initialised by the start-up code. Note: This requirement refers to the start-up code
SWS_Mcu_00136	The MCU module's environment shall call the function <code>Mcu_InitRam</code> Section only after the MCU module has been initialized using the function <code>Mcu_Init</code> .
SWS_Mcu_00139	The MCU module's environment shall only call the function <code>Mcu_InitClock</code> after the MCU module has been initialized using the function <code>Mcu_Init</code> .
SWS_Mcu_00141	The function <code>Mcu_DistributePllClock</code> shall remove the current clock source (for example internal oscillator clock) from MCU clock distribution.
SWS_Mcu_00142	If the function <code>Mcu_DistributePllClock</code> is called before PLL has locked, this function shall return <code>E_NOT_OK</code> immediately, without any further action.
SWS_Mcu_00145	The MCU module's environment shall only call the function <code>Mcu_PerformReset</code> after the MCU module has been initialized by the function <code>Mcu_Init</code> .
SWS_Mcu_00148	The MCU module's environment shall only call the function <code>Mcu_SetMode</code> after the MCU module has been initialized by the function <code>Mcu_Init</code> .
SWS_Mcu_00208	The MCU module's environment shall call this function only if the MCU module has been already initialized using the function <code>MCU_Init</code> . Note: This feature is not available on S32K1XX hardware
EA_RTD_00071	If interrupts are locked, a centralized function pair to lock and unlock interrupts shall be used.
EA_RTD_00080	The integrator shall assure the execution of code from system RAM when flash memory configurations need to be change (i.e. PFCR control fields of PFLASH memory need to be change) .
EA_RTD_00081	The integrator shall assure that <code>&lt;MSN&gt;_Init()</code> and <code>&lt;MSN&gt;_DeInit()</code> functions do not interrupt each other.



External Assumption Req ID	External Assumption Text
EA_RTD_00082	When caches are enabled and data buffers are allocated in cacheable memory regions the buffers involved in DMA transfer shall be aligned with both start and end to cache line size. Note: <b>Rationale:</b> This ensures that no other buffers/variables compete for the same cache lines.
EA_RTD_00086	The integrator shall ensure that the following Mcu functions (Mcu_InitClock, Mcu_DistributePllClock, Mcu_InitRamSection) are not interrupted during their execution.
EA_RTD_00106	Standalone IP configuration and HL configuration of the same driver shall be done in the same project
EA_RTD_00107	The integrator shall use the IP interface only for hardware resources that were configured for standalone IP usage. Note: The integrator shall not directly use the IP interface for hardware resources that were allocated to be used in HL context.
EA_RTD_00108	The integrator shall use the IP interface to build a CDD, therefore the BSWMD will not contain reference to the IP interface

**How to Reach Us:**

**Home Page:**

[nxp.com](http://nxp.com)

**Web Support:**

[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and Vision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2022 NXP B.V.

