

PIPELINED RISC PROCESSOR DESIGN

EE309

ABHISHEK KONALE 14D070010

ASHWIN LELE 14D070013

SRAVAN PATCHALA 14D070012

JAINAM SHAH 14D070014

INDEX

Sr. No.	Description
1	Objective
2	ISA
3	Datapath
4	Control Word Format
5	Control Words
6	Resolving Data Hazards
7	Resolving Control Hazards
8	Timing Report
9	Performance
10	Test Cases

OBJECTIVE:

To design a 6 stage pipelined processor, IITB-RISC

IITB-RISC is a 16-bit very simple computer developed for the teaching purpose.

The IITB-RISC is an 8-register,16-bit computer system.

It should follow the standard 6 stage pipelines:

- Instruction fetch
- Instruction decode
- Register read
- Execute
- Memory access
- Write back

The architecture should be optimized for performance, i.e., should include hazard mitigation techniques. Hence, it should have at least data forwarding mechanism.

IITB-RISC14 Instruction Set Architecture

IITB-RISC is a 16-bit very simple computer developed for the teaching that is based on the Little Computer Architecture. The *IITB-RISC* is an 8-register, 16-bit computer system. It has 8 general-purpose registers (R0 to R7). Register R7 is always stores Program Counter. All addresses are short word addresses (i.e. address 0 corresponds to the first two bytes of main memory, address 1 corresponds to the second two bytes of main memory, etc.). This architecture uses condition code register which has two flags Carry flag (c) and Zero flag (z). The *IITB-RISC* is very simple, but it is general enough to solve complex problems. The architecture allows predicated instruction execution and multiple load and store execution. There are three machine-code instruction formats (R, I, and J type) and a total of 14 instructions. They are illustrated in the figure below.

R Type Instruction format

Opcode	Register A (RA)	Register B (RB)	Register B (RB)	Unused	Condition (CZ)
(4 bit)	(3 bit)	(3-bit)	(3-bit)	(1 bit)	(2 bit)

I Type Instruction format

Opcode	Register A (RA)	Register C (RC)	Immediate
(4 bit)	(3 bit)	(3-bit)	(6 bits signed)

J Type Instruction format

Opcode	Register A (RA)	Immediate
(4 bit)	(3 bit)	(9 bits signed)

Instructions Encoding:

ADD:	00_00	RA	RB	RC	0	00
ADC:	00_00	RA	RB	RC	0	10
ADZ:	00_00	RA	RB	RC	0	01
ADI:	00_01	RA	RB	(6 bit Immediate	2
NDU:	00_10	RA	RB	RC	0	00
NDC:	00_10	RA	RB	RC	0	10
NDZ:	00_10	RA	RB	RC	0	01
LHI:	00_11	RA	9 bit Immediate			
LW:	01_00	RA	RB	(6 bit Immediate	•
SW:	01_01	RA	RB	(6 bit Immediate	•
LM:	01_10	RA	0 + 8	bits correspon	ding to Reg R7	to R0
SM:	01_11	RA	0 + 8 bits corresponding to Reg R7 to R0			to R0
BEQ:	11_00	RA	RB	6 bit Immediate		
JAL:	10_00	RA		9 bit Imme	diate offset	
JLR:	10_01	RA	RB 000_000			

RA: Register A

RB: Register B


RC: Register C

Instruction Description

Mnemonic	Name & Format	Assembly	Action
ADD	ADD (R)	add rc, ra, rb	Add content of regB to regA and store result in regC. It set C and Z flags
ADC	Add if carry set (R)	adc rc, ra, rb	Add content of regB to regA and store result in regC, if carry flaf is set. It sets C & Z flags
ADZ	Add if zero set (R)	adz rc, ra, rb	Add content of regB to regA and store result in regC, if zero flag is set. It sets C & Z flags
ADI	Add immediate (I)	adi rb, ra, imm6	Add content of regA with Imm (sign extended) and store result in regB. It sets C and Z flags
NDU	Nand (R)	ndu rc, ra, rb	NAND the content of regB to regA and store result in regC. It sets Z flag
NDC	Nand if carry set (R)	ndc rc, ra, rb	NAND the content of regB to regA and store result in regC if carry flag is set. It sets Z flag
NDZ	Nand if zero set (R)	ndc rc, ra, rb	NAND the content of regB to regA and store result in regC if zero flag is set. It sets Z flag
LHI	Load higher immediate (J)	lhi ra, lmm	Place 9 bits immediate into most significant 9 bits of register A (RA) and lower 7 bits are assigned to zero.
LW	Load (I)	lw ra, rb, lmm	Load value from memory into reg A. Memory address is computed by adding immediate 6 bits with content of reg B. It sets zero flag.

SW	Store	sw ra, rb, Imm	Store value from reg A into memory.
	(1)	, ,	Memory address is formed by adding
			immediate 6 bits with content of red B.
LM	Load multiple	lw ra, lmm	Load multiple registers whose address is given in the immediate field (one bit per
	(1)		register, R7 to R0) in order from right to
			left, i.e, registers from R0 to R7 if corresponding bit is set. Memory address is
			given in reg A. Registers are loaded from
			consecutive addresses.
SM	Store multiple	sm, ra, lmm	Store multiple registers whose address is
	(J)		given in the immediate field (one bit per
			register, R7 to R0) in order from right to left, i.e, registers from R0 to R7 if
			corresponding bit is set. Memory address is
			given in reg A. Registers are stored to
			consecutive addresses.
BEQ	Branch on Equality	beq ra, rb, Imm	If content of reg A and regB are the same,
	(1)		branch to PC+Imm, where PC is the address
			of beq instruction
JAL	Jump and Link	jalr ra, Imm	Branch to the address PC+ Imm.
	(1)		Store PC+1 into regA, where PC is the
			address of the jalr instruction
JLR	Jump and Link to	jalr ra, rb	Branch to the address in regB.
	Register		Store PC+1 into regA, where PC is the
	(1)		address of the jalr instruction

DATAPATH:



CONTROL WORD FORMAT:

BIT	ID		
1-0	MUX11_Sel		
3-2	MUX12_Sel		
4	Reg_Write		
5	mem_read		
6	mem_write		
7	MUX9_Sel		
8	MUX10_Sel		
9	ALU_CONTROL		
12-10	MUX7_Sel		
15-13	MUX8_Sel		
16	MUX4_Sel		

CONTROL WORDS:

Instruction	MUX4 _sel	Mux8 _sel	MUX7 _sel	ALU_control	MUX10 _sel	Mux9 _sel	mem_write	mem_read	reg_write	Mux12 _sel	Mux11 _sel
ADD	1	_000	_000	1	0	0	0	0	1	_00	10
ADZ	1	_000	_000	1	0	0	0	0	1	_00	10
ADC	1	_000	_000	1	0	0	0	0	1	_00	10
NDU	1	_000	_000	0	0	0	0	0	1	_00	10
NDZ	1	_000	_000	0	0	0	0	0	1	_00	10
NDC	1	_000	_000	0	0	0	0	0	1	_00	10
ADI	1	_001	_000	1	0	0	0	0	1	_00	_01
LHI	0	_000	_000	0	0	0	0	0	1	11	_00
LW	1	_000	_001	1	0	1	0	1	1	_01	_00
SW	1	_000	_001	1	0	0	1	0	0	_00	_00
LM	0	_010	_000	1	1	0	0	L2_1(7-0)!=0	L2_1(7-0)!=0	_01	11
SM	0	_010	_000	1	1	0	L2_1(7-0)!=0	0	0	_00	_00
LM'	0	_011	_010	1	1	0	0	L2_1(7-0)!=0	L2_1(7-0)!=0	_01	11
SM'	0	_011	_010	1	1	0	L2_1(7-0)!=0	0	0	_00	_00
BEQ	1	_000	_000	0	0		0	0	1	_00	_00
JAL	0	_000	_000	0	0	0	0	0	1	10	_00
JLR	1	_000	_000	0	0	0	0	0	1	10	_00

RESOLVING DATA HAZARDS:

- Data dependency is resolved during Register Read Stage with MUX 5 and MUX 6.
- Higher priority must be given to initial stage if multiple data dependencies are encountered.

REGISTER	EXECUTION	MEMORY	WRITE
READ		ACCESS	BACK
DEPENDENT INSTRUCTION	ADD/ADI/ NDU	Х	X

FORWARD DATA FROM: L4_12

REGISTER	EXECUTION	MEMORY	WRITE
READ		ACCESS	BACK
DEPENDENT INSTRUCTION	х	ADD/ADI/ NDU	X

FORWARD DATA FROM: L5_3

REGISTER	EXECUTION	MEMORY	WRITE
READ		ACCESS	BACK
DEPENDENT INSTRUCTION	х	X	ADD/ADI/ NDU

REGISTER	EXECUTION	MEMORY	WRITE
READ		ACCESS	BACK
DEPENDENT INSTRUCTION	JAL/JLR	х	X

FORWARD DATA FROM: L4_8

REGISTER	EXECUTION	MEMORY	WRITE
READ		ACCESS	BACK
DEPENDENT INSTRUCTION	X	JAL/JLR	X

FORWARD DATA FROM: L5_11

REGISTER	EXECUTION	MEMORY	WRITE
READ		ACCESS	BACK
DEPENDENT INSTRUCTION	х	X	JAL/JLR

REGISTER	EXECUTION	MEMORY	WRITE
READ		ACCESS	BACK
DEPENDENT INSTRUCTION	LHI	х	X

FORWARD DATA FROM: L4_6

REGISTER	EXECUTION	MEMORY	WRITE
READ		ACCESS	BACK
DEPENDENT INSTRUCTION	X	LHI	X

FORWARD DATA FROM: L5_9

REGISTER	EXECUTION	MEMORY	WRITE
READ		ACCESS	BACK
DEPENDENT INSTRUCTION	X	х	LHI

- -For LM check validity from control word if Write Address is 000.
- -Insert a NOP after LW instruction.

REGISTER	EXECUTION	MEMORY	WRITE
READ		ACCESS	BACK
DEPENDENT INSTRUCTION	х	LW/LM	X

FORWARD DATA FROM: L5_14

REGISTER	EXECUTION	MEMORY	WRITE
READ		ACCESS	BACK
DEPENDENT INSTRUCTION	x	х	LW/LM

REGISTER	EXECUTION	MEMORY	WRITE
READ		ACCESS	BACK
DEPENDENT INSTRUCTION	ADC/ADZ NDC/NDZ	х	×

STALL IF,ID,RR For 1 Cycle

REGISTER	EXECUTION	MEMORY	WRITE
READ		ACCESS	BACK
DEPENDENT INSTRUCTION	X	ADC/ADZ NDC/NDZ	X

FORWARD DATA FROM: L5_3 (Check Carry/Zero Flags)

REGISTER	EXECUTION	MEMORY	WRITE
READ		ACCESS	BACK
DEPENDENT INSTRUCTION	х	X	ADC/ADZ NDC/NDZ

FORWARD FROM L6_4 (Check Control Signal L6_2(4))

RESOLVING CONTROL HAZARDS:

Control Hazards are resolved via MUX 1,FLUSH 1,FLUSH 2 units.

- JAL

INSTRUCTION	INSTRUCTION	REGISTER	EXECUTION	MEMORY	WRITE
FETCH	DECODE	READ		ACCESS	BACK
I[PC+1]	JAL	X	X	X	х
INSTRUCTION	INSTRUCTION	REGISTER	EXECUTION	MEMORY	WRITE
FETCH	DECODE	READ		ACCESS	BACK
I[PC+IMM]	Samuel	JAL	X	х	х

- JLR

INSTRUCTION FETCH	INSTRUCTION DECODE	REGISTER READ	EXECUTION	MEMORY ACCESS	WRITE BACK
I[PC+1]	JLR	X	X	Х	х
INSTRUCTION FETCH	INSTRUCTION DECODE	REGISTER READ	EXECUTION	MEMORY ACCESS	WRITE BACK
I[PC+2]	NOP	JLR	x	х	Х
INSTRUCTION FETCH	INSTRUCTION DECODE	REGISTER READ	EXECUTION	MEMORY ACCESS	WRITE BACK
I[PC+IMM]	NOP	NOP	JLR	x	х

ADD/ADI/NDU: DESTINATION R7

ESTINATION :R7					
INSTRUCTION FETCH	INSTRUCTION DECODE	REGISTER READ	EXECUTION	MEMORY ACCESS	WRITE BACK
I[PC+1]	ADD/ADI/NDU	х	x	х	X
INSTRUCTION FETCH	INSTRUCTION DECODE	REGISTER READ	EXECUTION	MEMORY ACCESS	WRITE BACK
I[PC+2]	NOP	ADD/ADI/NDU	x	X	X
INSTRUCTION FETCH	INSTRUCTION DECODE	REGISTER READ	EXECUTION	MEMORY ACCESS	WRITE BACK
I[PC+3]	NOP	NOP	ADD/ADI/NDU	х	x
INSTRUCTION FETCH	INSTRUCTION DECODE	REGISTER READ	EXECUTION	MEMORY ACCESS	WRITE BACK
I[PC+ALU_RESULT]	NOP	NOP	NOP	ADD/ADI/NDU	х

ADZ/ADC/NDZ/NDC DESTINATION: R7

DESTINATION :R7 Check C/Z Flags

Flags				HEHODY	WOITE
INSTRUCTION FETCH	INSTRUCTION DECODE	REGISTER READ	EXECUTION	MEMORY ACCESS	WRITE BACK
I[PC+1]	ADC/ADZ/NDC/NDZ	Х	х	Х	х
INSTRUCTION FETCH	INSTRUCTION DECODE	REGISTER READ	EXECUTION	MEMORY ACCESS	WRITE BACK
I[PC+2]	NOP	ADC/ADZ/NDC/NDZ	X	Х	х
INSTRUCTION FETCH	INSTRUCTION DECODE	REGISTER READ	EXECUTION	MEMORY ACCESS	WRITE BACK
I[PC+2]	NOP	NOP	ADC/ADZ/NDC/NDZ	х	x
INSTRUCTION FETCH	INSTRUCTION DECODE	REGISTER READ	EXECUTION	MEMORY ACCESS	WRITE BACK
I[PC+4]	NOP	NOP	NOP	ADC/ADZ/NDC/NDZ	x
INSTRUCTION FETCH	INSTRUCTION DECODE	REGISTER READ	EXECUTION	MEMORY ACCESS	WRITE BACK
[PC+ALU_RESULT]	NOP	NOP	NOP	NOP	ADC/ADZ/NDC/NDZ

- BEQ

DESTINATION :R7 Check C/Z Flags

INSTRUCTION FETCH	INSTRUCTION DECODE	REGISTER READ	EXECUTION	MEMORY ACCESS	WRITE BACK
I[PC+1]	BEQ	Х	х	Х	х
INSTRUCTION FETCH	INSTRUCTION DECODE	REGISTER READ	EXECUTION	MEMORY ACCESS	WRITE BACK
I[PC+IMM]	NOP	BEQ	х	Х	х
INSTRUCTION FETCH	INSTRUCTION DECODE	REGISTER READ	EXECUTION	MEMORY ACCESS	WRITE BACK
I[PC+IMM+1]	I[PC+IMM]	NOP	BEQ	X	х
PREDICTION INSTRUCTION FETCH	INSTRUCTION DECODE	REGISTER READ	EXECUTION	MEMORY ACCESS	WRITE BACK
I[PC+1]	NOP	NOP	NOP	BEQ	x


- LHI

DESTINATION: R7

(HANDLED LIKE JAL)

TIMING REPORT:

Cycle Time: 10 ns



PERFORMANCE:

Instruction	Fraction of total instructions
LW	α
ADD/ADI/NDU	β
JAL	γ
JLR	Ф
BEQ	$\delta(\epsilon)$ fraction of it is predicted correctly)
ADZ/ADC/NDZ/NDU	$\epsilon(\kappa)$ fraction of these instructions give rise to data dependency)
LHI	ζ
SW	η
LM/SM	λ (μ registers accessed on average)

CPI =
$$1 + \alpha + \gamma + 2\phi + \delta\epsilon + 2\delta(1 - \epsilon) + \lambda\mu + \epsilon\kappa$$

(neglecting Instructions where destination is R7)

Cycle Time = 10 ns

TPI =
$$10^{-8} * CPI$$
 sec

Throughput =
$$10^8 / (1 + \alpha + \gamma + 2\phi + \delta\epsilon + 2\delta(1 - \epsilon) + \lambda\mu + \epsilon\kappa)$$