# DinerolV Multicore Cache Simulator

Presented by
Brandon Potter
Computer Systems Research Lab (CSRL)
02/02/12

#### History

- Developed by Jan Edler (NEC) and Mark Hill (Madison-Wisconsin)
- Written September 1997 February 1998
- Written in C
- Free for academic use
- Vanilla version uniprocessor cache simulator
- Trace driven
- Often cited in academic research papers

#### **CSRL Work**

- Fixed a few bugs with 64 bit addresses; original worked with 32 bit addresses
- Extended DinerolV to multi-core cache simulations
  - Implemented coherency directory (double hash table containing MESI states)
  - Reworked the interconnect between cores
- DinerolV generally used as a background tool to support our other projects

## Semester Project

- Your semester project requires work on something architecture related.
- DinerolV would be an "easy" project to work on.
  - Majority of work is already done.
  - It has relatively small code base.
- DinerolV needs verification!
  - C programming
  - Understand cache policy (write-through/write-back)
  - Understand coherency (directory/MESI)
  - Write cases to try to break DinerolV!

#### **DinerolV Options**

- Command Line Options (CLO)
- Many parameters can be set:
  - Cache size
  - Block/subblock size
  - Associativity
  - Replacement policy
  - Prefetching
  - Write allocation policy
  - Multicore
- Try "./dinerolV -help"

#### **DinerolV Options**

```
[brandonpotter@Demeter]DineroAMD$ ./dineroIV -help
Usage: dineroIV [options]
Valid options:
 -help
                   Print this help message
 -copyright
                   Give details on copyright and lack of warranty
                   Where to get the latest version or contact the authors
 -contact
                   Explain replacements for Dinero III options
 -dineroIII
                   Generate and run custom simulator named F
 -custom F
 -lN-Tsize P
                   Size
                   Block size
 -lN-Tbsize P
 -lN-Tsbsize P
                   Sub-block size (default same as block size)
 -lN-Tassoc U
                   Associativity (default 1)
 -lN-Trepl C
                   Replacement policy
                   (l=LRU, f=FIFO, r=random) (default l)
 -lN-Tfetch C
                   Fetch policy
                   (d=demand, a=always, m=miss, t=tagged,
                    l=load forward, s=subblock) (default d)
                   Prefetch distance (in sub-blocks) (default 1)
 -lN-Tpfdist U
                   Prefetch abort percentage (0-100) (default 0)
 -lN-Tpfabort U
                   Write allocate policy
 -lN-Twalloc C
                   (a=always, n=never, f=nofetch) (default a)
 -lN-Twback C
                   Write back policy
                   (a=always, n=never, f=nofetch) (default a)
                   Number caches per level (default 1)
 -lN-Tmulticore U
 -lN-Tccc
                   Compulsory/Capacity/Conflict miss statistics
 -skipcount U
                   Skip initial U references
                   Flush cache every U references
 -flushcount U
                   Stop simulation after U references
 -maxcount U
 -stat-interval U Show statistics after every U references
 -informat C
                   Input trace format
                   (D=extended din, d=traditional din, p=pixie32, P=pixie64,
                   b=binary) (default D)
 -on-trigger A
                   Trigger address to start simulation
                   Trigger address to stop simulation
 -off-trigger A
 -stat-idcombine
                   Combine I&D cache stats
Kev:
U unsigned decimal integer
S like U but with optional [kKmMgG] scaling suffix
 P like S but must be a power of 2
 C single character
 A hexadecimal address
 F string
 N cache level (1 <= N <= 5)
T cache type (u=unified, i=instruction, d=data)
```

#### **DinerolV Invocation**

#### Two methods:

- ./dineroIV -I1-usize 32768 -I1-ubsize -I1-uccc informat d < trace.trace > dinIV.out
- cd ~/dineroIV/script; ./runParams

#### **DinerolV Invocation**

```
#!/bin/sh
 5 test cache=
11 dinero PF L2 multicore unified='
19 p dinero=
20 input file=
23 $p dinero/dineroIV $dinero PF L2 multicore unified < $input file > $output file
```

## Input Trace File

- As mentioned previously, DinerolV is trace driven!
- From left to right:
  - Instruction/data cache
  - Core number (zero based)
  - Virtual address
  - Process id
  - Size
  - Read/write

# Input Trace File

```
1111111180090318 -1
  D 3 ffffffff8069031c -1 4 0
  D 3 fffff8102061ad010 -1 4 0
  D 3 fffff8102061ad014 -1 4 0
  D 3 fffff81020622bf28 -1 8 1
  D 3 fffff81020622bf20 -1 8 1
  D 3 fffff81020622bf18 -1 8 1
  D 3 fffff81020622bf10 -1 8 1
  D 3 ffff81020622bf08 -1 8 1
  I 3 fffffffff80211a97 -1 2
  D 3 ffff81020622bf00 -1 8 1
  I 3 ffffffff80211a99 -1 5
  I 3 fffffffff8020c850 -1 1
  I 3 fffffffff8020c851 -1 4
      fffffffff8020c855 -1 5
  D 3 ffff81020622bef8 -1 8 1
19 I 3 fffffffff8020c85a -1 5
  D 3 ffff81020622bef0 -1 8 1
  I 3 fffffffff8020c85f -1 5
  D 3 ffff81020622bee8 -1 8 1
  I 3 fffffffff8020c864 -1 5
  D 3 ffff81020622bee0 -1 8 1
  I 3 ffffffff8020c869 -1 5
  D 3 ffff81020622bed8 -1 8 1
  I 3 ffffffff8020c86e -1 5
  D 3 ffff81020622bed0 -1 8 1
  I 3 fffffffff8020c873 -1 5
  D 3 ffff81020622bec8 -1 8 1
  I 3 ffffffff8020c878 -1 5
  D 3 ffff81020622bec0 -1 8 1
  I 3 fffffffff8020c87d -1 4
      ffff81020622beb8 -1 8 1
  I 3 fffffffff8020c881 -1 5
  I 3 fffffffff8020c886 -1 1
  D 3 ffff81020622beb0 -1 8 1
```

## **DinerolV Output**

- Each cache will spit out information regarding miss statistics
- Cache ids are a little confusing
  - Ids do not correspond to core numbers BEWARE!
  - Ids must be unique within DinerolV
- Core interconnect connects all the caches in logically symmetric fashion from left to right
  - Core 0 L1\$ will print first followed by Core 1, etc...

# **DinerolV Output**

6454	cache[4]-l1-ucache Metrics	Total	Instrn	Data	Read	Write	Misc
455 456	Demand Fetches	853602	603549	250053	150824	99229	0
57	Fraction of total	1.0000	0.7071	0.2929	0.1767	0.1162	0.0000
	Traction of total	1.0000	0.7071	0.2323	0.1/0/	0.1102	0.0000
	Demand Misses	38143	20791	17352	13939	3413	Θ
0	Demand miss rate	0.0447	0.0344	0.0694	0.0924	0.0344	0.0000
	Compulsory misses	6894	3174	3720	2953	767	0
	Capacity misses	8313	4425	3888	3349	539	0
	Conflict misses	22936	13192	9744	7637	2107	Θ
	Compulsory fraction	0.1807	0.1527	0.2144	0.2119	0.2247	0.0000
	Capacity fraction	0.2179	0.2128	0.2241	0.2403	0.1579	0.0000
	Conflict fraction	0.6013	0.6345	0.5615	0.5479	0.6173	0.0000
	Multi-block refs	25156					
	Bytes From Memory	2222720					
	( / Demand Fetches)	2.6039					
	Bytes To Memory	6350656					
	( / Demand Writes)	64.0000					
	Total Bytes r/w Mem	8573376					
	( / Demand Fetches)	10.0438					
	cache[1]-l2-ucache				Book St.	No. Company	
	Metrics	Total	Instrn	Data	Read	Write	Misc
	Demand Fetches	874837	137413	737424	109862	627562	Θ
	Fraction of total	1.0000	0.1571	0.8429	0.1256	0.7173	0.0000
	Demand Misses	231122	96551	134571	78583	55988	Θ
	Demand Misses Demand miss rate	231122 0.2642	96551 0.7026	134571 0.1825	78583 0.7153	55988 0.0892	0 0.0000
5	Demand miss rate Compulsory misses						
5 6 7	Demand miss rate Compulsory misses Capacity misses	0.2642	0.7026	0.1825	0.7153	0.0892 8487 33245	0.0000 0
5 6 7	Demand miss rate Compulsory misses Capacity misses Conflict misses	0.2642 26233	0.7026 6945	0.1825 19288	0.7153 10801	0.0892 8487	0.0000 0
5 6 7 8	Demand miss rate Compulsory misses Capacity misses	0.2642 26233 101286	0.7026 6945 40532	0.1825 19288 60754	0.7153 10801 27509	0.0892 8487 33245	0.0000 0
5 6 7 8 9	Demand miss rate Compulsory misses Capacity misses Conflict misses Compulsory fraction Capacity fraction	0.2642 26233 101286 103603	0.7026 6945 40532 49074	0.1825 19288 60754 54529	0.7153 10801 27509 40273	0.0892 8487 33245 14256	0.0000 0 0
5 7 8 9	Demand miss rate Compulsory misses Capacity misses Conflict misses Compulsory fraction	0.2642 26233 101286 103603 0.1135	0.7026 6945 40532 49074 0.0719	0.1825 19288 60754 54529 0.1433	0.7153 10801 27509 40273 0.1374	0.0892 8487 33245 14256 0.1516	0.0000 0 0 0 0.0000
5 6 7 8 9 0 1	Demand miss rate Compulsory misses Capacity misses Conflict misses Compulsory fraction Capacity fraction Conflict fraction	0.2642 26233 101286 103603 0.1135 0.4382 0.4483	0.7026 6945 40532 49074 0.0719 0.4198	0.1825 19288 60754 54529 0.1433 0.4515	0.7153 10801 27509 40273 0.1374 0.3501	0.0892 8487 33245 14256 0.1516 0.5938	0.0000 0 0 0 0.0000 0.0000
35 36 37 38 39 90 91 92	Demand miss rate Compulsory misses Capacity misses Conflict misses Compulsory fraction Capacity fraction	0.2642 26233 101286 103603 0.1135 0.4382	0.7026 6945 40532 49074 0.0719 0.4198	0.1825 19288 60754 54529 0.1433 0.4515	0.7153 10801 27509 40273 0.1374 0.3501	0.0892 8487 33245 14256 0.1516 0.5938	0.0000 0 0 0 0.0000 0.0000
5 7 8 9 0 1 2	Demand miss rate Compulsory misses Capacity misses Conflict misses Compulsory fraction Capacity fraction Conflict fraction	0.2642 26233 101286 103603 0.1135 0.4382 0.4483	0.7026 6945 40532 49074 0.0719 0.4198	0.1825 19288 60754 54529 0.1433 0.4515	0.7153 10801 27509 40273 0.1374 0.3501	0.0892 8487 33245 14256 0.1516 0.5938	0.0000 0 0 0 0.0000 0.0000
5 6 7 8 9 0 1 2 3 4 5	Demand miss rate Compulsory misses Capacity misses Conflict misses Compulsory fraction Capacity fraction Conflict fraction Multi-block refs Bytes From Memory ( / Demand Fetches)	0.2642 26233 101286 103603 0.1135 0.4382 0.4483 0 11208576	0.7026 6945 40532 49074 0.0719 0.4198	0.1825 19288 60754 54529 0.1433 0.4515	0.7153 10801 27509 40273 0.1374 0.3501	0.0892 8487 33245 14256 0.1516 0.5938	0.0000 0 0 0 0.0000 0.0000
5 6 7 8 9 0 1 2 3 4 5	Demand miss rate Compulsory misses Capacity misses Conflict misses Compulsory fraction Capacity fraction Conflict fraction Multi-block refs Bytes From Memory	0.2642 26233 101286 103603 0.1135 0.4382 0.4483	0.7026 6945 40532 49074 0.0719 0.4198	0.1825 19288 60754 54529 0.1433 0.4515	0.7153 10801 27509 40273 0.1374 0.3501	0.0892 8487 33245 14256 0.1516 0.5938	0.0000 0 0 0 0.0000 0.0000
35 36 37 38 39 90 91 92 93 94 95	Demand miss rate Compulsory misses Capacity misses Conflict misses Compulsory fraction Capacity fraction Conflict fraction Multi-block refs Bytes From Memory ( / Demand Fetches) Bytes To Memory ( / Demand Writes)	0.2642 26233 101286 103603 0.1135 0.4382 0.4483 0 11208576	0.7026 6945 40532 49074 0.0719 0.4198	0.1825 19288 60754 54529 0.1433 0.4515	0.7153 10801 27509 40273 0.1374 0.3501	0.0892 8487 33245 14256 0.1516 0.5938	0.0000 0 0 0 0.0000 0.0000
35 36 37 38 39 90 91 92 93 94 95 96 97	Demand miss rate Compulsory misses Capacity misses Conflict misses Compulsory fraction Capacity fraction Conflict fraction Multi-block refs Bytes From Memory ( / Demand Fetches) Bytes To Memory ( / Demand Writes) Total Bytes r/w Mem	0.2642 26233 101286 103603 0.1135 0.4382 0.4483 0 11208576 12.8122 4577664	0.7026 6945 40532 49074 0.0719 0.4198	0.1825 19288 60754 54529 0.1433 0.4515	0.7153 10801 27509 40273 0.1374 0.3501	0.0892 8487 33245 14256 0.1516 0.5938	0.0000 0 0 0 0.0000 0.0000
184 185 186 187 188 189 190 191 192 193 194 195 196 197 198	Demand miss rate Compulsory misses Capacity misses Conflict misses Compulsory fraction Capacity fraction Conflict fraction Multi-block refs Bytes From Memory ( / Demand Fetches) Bytes To Memory ( / Demand Writes)	0.2642 26233 101286 103603 0.1135 0.4382 0.4483 0 11208576 12.8122 4577664 7.2944	0.7026 6945 40532 49074 0.0719 0.4198	0.1825 19288 60754 54529 0.1433 0.4515	0.7153 10801 27509 40273 0.1374 0.3501	0.0892 8487 33245 14256 0.1516 0.5938	0.0000 0 0 0 0.0000 0.0000

#### **DinerolV Debug**

- I created a few printf() debug statements to help me
- Enabled/disabled inside d4.h
  - Search for D4DEBUG
  - 1 on
  - 0 off
- Finding the printf() calls inside the code is a good idea to familiarize yourself with the inner workings; they highlight important areas
- Warning: creates EXTREMELY long output

## DinerolV Debug

```
025048 instruct<mark>i</mark>on count: 6804929
  049 DIRECTORY HASH: 50822
          inside d4ref, cacheid[5], level[0]
              memref struct: address[18446604444465373126], accesstype[1], size[4]
              UPDATING CACHE
              WRITING THROUGH
              pending reference created
              inside d4 dopending
          inside d4ref, cacheid[6], level[1]
              memref struct: address[18446604444465373120], accesstype[1], size[64]
              UPDATING CACHE
 5061 instruction count: 6804930
          inside d4ref, cacheid[5], level[0]
              memref struct: address[18446744071564209242], accesstype[2], size[2]
              UPDATING CACHE
  5066 instruction count: 6804931
          inside d4ref, cacheid[5], level[0]
              memref struct: address[18446744071564209244], accesstype[2], size[2]
              UPDATING CACHE
  071 instruction count: 6804932
          inside d4ref, cacheid[5], level[0]
              memref struct: address[18446744071564209246], accesstype[2], size[2]
              UPDATING CACHE
  076 instruction count: 6804933
          inside d4ref, cacheid[5], level[0]
              memref struct: address[1844674407156420924R], accesstype[2], size[2]
              UPDATING CACHE
 5081 instruction count: 6804934
     DIRECTORY HASH: 12321
          inside d4ref, cacheid[5], level[0]
              memref struct: address[18446604444425699120], accesstype[0], size[8]
              UPDATING CACHE
     instruction count: 6804935
          inside d4ref, cacheid[5], level[0]
              memref struct: address[18446744071564211229], accesstype[2], size[9]
              UPDATING CACHE
 5092 instruction count: 6804936
     DIRECTORY HASH: 37072
          inside d4ref, cacheid[5], level[0]
              memref struct: address[18446604444465373072], accesstype[0], size[8]
              UPDATING CACHE
      instruction count: 6804937
          inside d4ref, cacheid[5], level[0]
              memref struct: address[18446744071564211238], accesstype[2], size[6]
```

#### **Further Information**

#### Source code:

- svn co http://csrl.unt.edu/svn/tools/DineroIV\_MC/ dineroIV –username=guest
- Password: guest2011
- CSRL DinerolV webpage:
  - http://csrl.unt.edu/dinerolVmc/
  - Installation instructions

#### Contact

#### Email:

- brandonpotter[at]my[dot]unt[dot]edu
- Office:
  - F232
  - Between 10:00 and 17:00
- Dr. Kavi:
  - He is a great resource as he is willing to talk to students almost always. If you have general architecture questions, go talk to him!

# Questions

