

## UNIT III

# GATE LEVEL DESIGN AND BASIC CIRCUIT CONCEPTS








### **Gate level Design:**

- Logic gates and other complex gates
- Switch logic
- Alternate gate circuits

### **Basic Circuit Concepts:**

- Sheet Resistance  $R_s$  and its concepts to MOS
- Area Capacitances calculations
- Inverter Delays
- Fan-in and fan-out.

## CMOS Logic gates and other complex gates

Name	Logic symbol	Logic equation
INVERTER		$Out = \sim in;$
AND		$Out = a \& b;$
NAND		$Out = \sim(a \cdot b);$
OR		$Out = (a   b);$
NOR		$Out = \sim(a   b);$
XOR		$Out = a \wedge b;$
XNOR		$Out = \sim(a \wedge b);$

## CMOS logic gate concept:

The structure of a CMOS logic gate is based on complementary networks of n-channel and p-channel MOS circuits. Recall that the pMOS switch is good at passing logic signal '1', while nMOS switches are good at passing logic signal '0'. The operation of the gate has two main configurations:

- the nMOS switch network is closed, the output  $s=0$  (figure 6-6 left)
- the pMOS switch network is closed, the output  $s=1$  (figure 6-6 right)





Fig. 6-6. General structure of a CMOS basic gate

Using complementary pairs of nMOS and pMOS devices, either the lower nMOS network is active, which ties the output to ground, either the upper pMOS network is active, which ties the output to VDD. In conventional CMOS basic gates, there should exist no combination when both nMOS and pMOS networks would be ON. If this case had

happened, a resistive path would be created between VDD and VSS supply rails. The situation where neither nMOS and pMOS networks would be OFF should also be avoided, because the output would be undetermined.

## CMOS Static logic

Static, fully complementary CMOS gate designs using inverter, NAND and NOR gates can build more complex functions. These CMOS gates have good noise margins and low static power dissipation at the cost of more transistors when compared with other CMOS logic designs. CMOS static complementary gates have two transistor nets (nMOS and pMOS) whose topologies are related. The pMOS transistor net is connected between the power supply and the logic gate output, whereas the nMOS transistor topology is connected between the output and ground (Fig. 5.1). We saw this organisation with the NAND and NOR gates, but we point out this topology to lead to a general technique to convert Boolean algebra statements to CMOS electronic circuits.



**Fig. 5.1** Standard configuration of a CMOS complementary gate.


## Design Procedure:

1. Derive the nMOS transistor topology with the following rules:
  - Product terms in the Boolean function are implemented with series-connected nMOS transistors.
  - Sum terms are mapped to nMOS transistors connected in parallel.
2. The pMOS transistor network has a dual or complementary topology with respect to the nMOS net. This means that serial transistors in the nMOS net convert to parallel transistors in the pMOS net, and parallel connections within the nMOS block are translated to serial connections in the pMOS block.
3. Add an inverter to the output to complete the function if needed. Some functions are inherently negated, such as NAND and NOR gates, and do not need an inverter at the output state. An inverter added to a NAND or NOR function produces the AND and OR function. The examples below require an inverter to fulfil the function.

**Examples:****Example Gate: NOR**


A	B	Out
0	0	1
0	1	0
1	0	0
1	1	0

Truth Table of a 2 input NOR gate

**Example Gate: NAND**

A	B	Out
0	0	1
0	1	1
1	0	1
1	1	0

Truth Table of a 2 input NAND gate



PDN:  $G = A \cdot B \Rightarrow$  Conduction to GND

PUN:  $F = \overline{A + B} = \overline{AB} \Rightarrow$  Conduction to  $V_{DD}$

$$\overline{G(In_1, In_2, In_3, \dots)} = F(\overline{In_1}, \overline{In_2}, \overline{In_3}, \dots)$$

1.

Design a complementary static CMOS XOR gate at the transistor level. The XOR gate Boolean expression  $F$  has four literals and is  $F = \bar{x}y + x\bar{y}$ .

$F$  is the sum of two product terms. The design steps are:

1. Derive the nMOS transistor topology with four transistors, one per literal in the Boolean expression. The transistors driven by  $\bar{x}$  and  $y$  are connected in series, as well as the devices driven by  $x$  and  $\bar{y}$ . These transistor groups are connected in parallel, since they are additive in the Boolean function. The signals and their complements are generated using inverters (not shown). The nMOS transistor net is shown in Fig. 5.2.




Fig. 5.2

2. Implement the pMOS net as a dual topology to the nMOS net. The pMOS transistors driven by  $\bar{x}$  and  $y$  are connected in parallel, as are the devices driven by  $x$  and  $\bar{y}$  (Fig. 5.3). These transistor groups are connected in series, since they are parallel connected in the nMOS net. The *out* node now implements  $\bar{F}$ .




Fig. 5.3

3. Finally, add an inverter to obtain the function  $F$ , so that  $F = \overline{\text{out}}$ .
2. Design the nMOS transistor net for a Boolean function  $F = x + \{\bar{y} \cdot [z + (t \cdot \bar{w})]\}$ . We design this gate with a top-down approach. The nMOS transistor network is connected between the output and ground terminals, i.e., the lower box in Fig. 5.4(b). The higher-level function  $F$  is a sum of two terms:  
 $F = x + \{\text{operation A}\}$  where operation A stands for the logic within the brackets of  $F$ . The transistor version of this sum is shown in Fig. 5.4(a).




Fig. 5.4(a)




Fig. 5.4(b)


Hence, the design topology is a transistor controlled by input  $\bar{y}$  in series with a third box that will implement *operation B*, as shown in Fig. 5.4. We then design the topology of box B. This is a transistor controlled by input  $z$ , in parallel with two transistors connected in series; one controlled by input  $t$ , and the other by input  $\bar{w}$ . The complete nMOS network is shown in Fig. 5.4(b). Once the nMOS block is designed, we build the pMOS block with a dual topological structure and then connect an inverter to its output, as shown in Fig. 5.6.

## Complex Gates:


### Complex Gate

- ◆ We can form complex combinational circuit function in a complementary tree. The procedure to construct a complementary tree is as follow:-

- Express the boolean expression in an inverted form
- For the n-transistor tree, working from the inner-most bracket to the outer-most term, connect the **OR** term transistors in parallel, and the **AND** term transistors in series
- For the p-transistor tree, working from the inner-most bracket to the outer-most term, connect the **OR** term transistors in series, and the **AND** term transistors in parallel



### Example Gate: COMPLEX CMOS GATE



## Transmission gate logic:

A **transmission gate** is an electronic element. It is a good non-mechanical relay, built with CMOS technology. Sometimes known as an analog gate, analog switch or electronic relay depending on its use. It is made by the parallel combination of an nMOS and a pMOS transistor with the input at the gate of one transistor being complementary to the input at the gate of the other.