

AN82250

1

PSoC[®] 3, PSoC 4, and PSoC 5LP – Implementing Programmable Logic Designs with Verilog

Author: Vijay Kumar Marrivagu/Antonio Rohit De Lima Fernandes Associated Part Family: CY8C3xxx, CY8C5xxx, CY8C42xx Associated Code Examples: None

Related Application Notes: AN81623, AN82156

To get the latest version of this application note, or the associated project file, please visit http://www.cypress.com/AN82250.

AN82250 describes how to implement programmable digital logic designs in the PLD portion of PSoC[®] 3, PSoC 4, and PSoC 5LP. It introduces the PSoC Universal Digital Blocks (UDBs) and their programmable logic device (PLD) sub-blocks. An example project illustrates how you can use the PLDs in a design by creating Verilog-based components in PSoC Creator™.

Contents

1 Introduction1	7 Related Resources	20
2 PSoC UDBs2	About the Authors	20
2.1 Architecture of PLDs in PSoC UDB2 3 PSoC Creator4	A Appendix A: PSoC PLD Resource Comparison with Competitive CPLDs	21
4 Example Project5	B Appendix B: Macrocell Configuration Diagrams	
4.1 Create Verilog Component: Counter4Bit8	C Appendix C: Sequence Detector Verilog Code	23
4.2 Create Verilog Component: SeqDetector16	D Appendix D: Post-Build Design Considerations	26
5 Datapath vs. PLD-based Designs19	D.1 Project Report File	26
6 Summary19	D.2 Static Timing Analysis	26
6.1 Additional Information19		

1 Introduction

PSoC 3, PSoC 4, and PSoC 5LP (hereafter referred to as PSoC) are more than just microcontrollers. With PSoC you can integrate the functions of a microcontroller, complex programmable logic device (CPLD), and high-performance analog with unmatched flexibility. This saves cost, board space, power, and development time.

Note: This application note does not apply to PSoC 41xx parts, which do not contain UDBs.

This application note introduces the PLDs in the PSoC Universal Digital Block (UDB), and then teaches how to use them by creating PSoC Creator components. It is an effective first step in porting complex programmable logic device (CPLD) functionality to PSoC. After reading this application note, you should be familiar with PSoC PLDs, and be able to create your own custom Verilog-based components using PSoC Creator.

To take full advantage of PSoC's digital features, the next step is to read AN82156 – PSoC 3, PSoC 4 and PSoC 5LP Designing PSoC Creator Components with UDB Datapaths.

Note: This is an advanced application note – it assumes familiarity with PSoC Creator. If you are new to PSoC, see AN54181 – Getting Started with PSoC 3, AN79953 – Getting Started with PSoC 4, and AN77759 – Getting Started with PSoC 5LP. If you are new to PSoC Creator, see the PSoC Creator home page.

This application note also assumes a basic understanding of digital design and Verilog. If you are new to these concepts, see AN81623 - PSoC 3 and PSoC 5LP Digital Design Best Practices and KBA86336 - Just Enough Verilog for PSoC. The References section lists related PSoC digital design resources.



2 PSoC UDBs

PSoC implements programmable logic through an array of small, fast, low-power digital blocks called Universal Digital Blocks (UDBs). PSoC devices have as many as 24 UDBs. As shown in Figure 1, a UDB consists of two small programmable logic devices (PLDs), a datapath module, and status and control logic.

PLD Chaining PLD PI D Clock 12C4 12C4 and Reset (8 PTs) (8 PTs) Control Status and Control Datapath **Datapath** Chaining

Figure 1. UDB Block Diagram

Routing Channel

Programmable logic, as the name implies, is a family of devices that contain arrays of logic elements: AND, OR, INVERT, and FLIP-FLOP. In general, a PLD is a circuit that can be configured to perform a specific logic function.

PSoC PLDs can be used to form registered or combinatorial sum of products logic, lookup tables, multiplexers, state machines, and as control for datapath operations. For more information on UDB datapaths, see AN82156.

2.1 Architecture of PLDs in PSoC UDB

PSoC PLDs, like most standard PLDs, consist of an AND array followed by an OR array, both of which are programmable. This is commonly referred to as a sum of products architecture.

There are 12 inputs which feed across eight product terms (PTs) in the AND array. In each PT, either the true (T) or complement (C) of the input can be selected. The outputs of the PTs are inputs into the OR array. The outputs of the OR gates are fed to macrocells (MC). Macrocells are flip-flops with additional combinatorial logic.

There are two PLDs in each UDB; each with eight PTs and four macrocells, as shown in Figure 2. PSoC has as many as 48 PLDs and thus 192 macrocells and 384 PTs. Each PLD is independent and can be connected through carry chains or to the digital system interconnect (DSI).

Appendix A compares PSoC PLD resources with similar-sized competitive PLDs.







Figure 2. PSoC PLD Structure

Figure 3 shows an example of logic equations mapped to a PSoC PLD.

Figure 3. Logic Equations Mapped to the PLD



The macrocell architecture is shown in Figure 4. The macrocell output can be registered or combinatorial. Appendix B explains the data flow through a macrocell using two examples. For more information, see the Macrocell section of the UDB chapter in the Technical Reference Manual for the device you are using.






Figure 4. PSoC PLD Macrocell Architecture

3 PSoC Creator

PSoC Creator provides a schematic-based environment for hardware development. It enables you to implement logic functions and state machines in the UDB PLDs via two broad methods:

 Verilog: PSoC Creator supports Verilog, which is a hardware description language (HDL). Using Verilog, you can implement digital functions, which then map to the PSoC UDBs. This process uses the Warp™ synthesis tool, which is a Verilog compiler included with PSoC Creator.

In this application note, you will learn how to create Verilog-based components (see Figure 5).

To learn about Verilog, see KBA86336 – Just Enough Verilog for PSoC.

Note: For information about Warp, see the Warp Verilog Reference Guide in PSoC Creator, under Help > Documentation.



17 module SRFlipFlop (input 19 input 20 S); input 21 22 always @ (posedge clk) 23 begin case({R,S}) 25 26 begin 27 ď <= a; 28 29 SRFlipFlop 30 2'b10: //Reset. 31 SRFlipFlop begin q □R 33 34 end ∃S □ clk 2'b01: //Set 36 begin 37 38 q end 39 40 41 2'b11: // illegal state begin 42 q 43 44 45 default: // never get here begin 47 48 end 49 endcase 51 endmodule

Figure 5. Verilog-based Component

<u>Schematic</u>: This process involves wiring individual gates (AND, OR, XOR, NOT), DFFs and other digital logic blocks to perform required functions. PSoC Creator offers gate symbols for all logic operations, as well as multiplexers, lookup tables (LUTs), and other simple PLD-based functions.

PSoC Creator also provides a library of pre-built and tested standard peripheral components. These components are mapped onto the UDB array, which includes both PLDs and datapaths. Some of these components are shown in Figure 6. Using these components is the quickest and simplest way to use the PLD capabilities of the PSoC without using Verilog.

PWM_1 pwm1 DFF pwm2 clock SPIM_1 UART_1 **UART** ⊓miso mosi G sda sclk scl sstx_interrupt = rx_interrupt ∃ clock tx_en **∃** reset rx_interrupt tx_interrupt

Figure 6. Digital Components in PSoC Creator

4 Example Project

One of the best ways to learn about PSoC is to use it. This example project teaches the steps to create simple PLD-based Verilog components.



To begin, download the AN82250.zip file from the application note landing page. To view the project, unzip the folder and then open the AN82250.cywrk file in PSoC Creator. The project is designed to work with PSoC 3 on the CY8CKIT-001 PSoC development kit (DVK) by following the instructions on the schematic. With minor modifications, it can be run on other development platforms. Build and program this project onto the PSoC DVK.

This example project implements a 5-bit sequence detector completely in hardware – no firmware is required. For details of the schematic, see Figure 7. An important feature of this project is that, with the exception of the clocks and pins, all the components shown on the schematic are implemented in the UDB PLDs.

The project takes a binary pattern as its input. Two push-button switches on the PSoC DVK generate the pattern. A button press on switch 'SW_1' is interpreted as logic 0 and a press on switch 'SW_2' is interpreted as logic 1. Four outputs drive LEDs on the DVK to indicate the detector status.

On resetting the PSoC, the LEDs glow to indicate that the PSoC is ready for an input (that is, a switch press). The PSoC then follows the state diagram shown in Figure 8. If you enter an incomplete, but correct sequence, the LEDs turn off indicating that you have entered a partial sequence. A wrong switch press causes the four LEDs to turn on. If you enter the complete 5-bit sequence correctly, the LEDs begin counting in a binary fashion.




Figure 7. TopDesign Schematic for the Example Project

The signal flow from input to output is as follows:

- The two push-button switch inputs are debounced and edge-detected using the debouncer component. Update PSoC Creator to Component Pack 4 or later to access this component.
- The input pins are configured as resistive pull-up. The push-button inputs thus transition from high to low on a switch press event. Hence, the debouncer's 'negative edge detect' output is used to indicate a valid switch press.
- These signals then go to the SeqDetector component, which is configured to detect a sequence of 10110. This pattern can be changed by entering a value between 0 (00000) and 31 (11111) in the component customizer (see Figure 9).
- If the entire sequence is entered correctly, the 'detect' output is asserted. Even if a single wrong entry is made, the restart output is asserted.



- The 4-bit counter begins to count when the 'detect' signal is asserted; otherwise, it is held in reset. The counter's period can be adjusted by entering a desired 4-bit period value between 1 and 15 in the component customizer (see Figure 12).
- The 'restart' and 'detect' signals control the output mux to drive four LEDs based on the state diagram in Figure 8.





Figure 8. State Diagram for Example Project

Figure 9. SeqDetector Component Customizer





9 Configure 'Count4Bit' Name Count4Bit_1 4 Þ Built-in Basic Value Parameter 15 2 Parameter Information period: Counter period value Value: 15 Type: uint8 OK Datasheet Apply Cancel

Figure 10. Counter Component Customizer

Note: To view the Verilog files for the 4-bit counter and sequence detector components navigate to the **Components** tab of the **Workspace Explorer**.

The key to using the PSoC PLDs effectively is to create Verilog-based components in PSoC Creator. KBA86338 – Creating a Verilog-based Component summarizes the Verilog-based component creation process. You can become familiar with this process, using the SeqDetector and Counter4Bit components as examples.

4.1 Create Verilog Component: Counter4Bit

One of the simplest custom Verilog-based components is a 4-bit up-counter with synchronous reset and enable.

4.1.1 4-bit Counter Component Creation Steps

You can use an existing project and add a new component to it, but for this example, use an empty project as a starting point.

 Launch PSoC Creator and start a new project. For this example, 'MyComponents' is used as the project name, as shown in Figure 11.

Note For Creator 3.3 and higher, the new Project Creation dialog has changed. In the dialog under **Design Project**, select **Target Device** and choose the device you are using, and then click **Next**. On the next screen, select **Empty Schematic** and click **Next**. On the final screen, change the Workspace and Project name to MyComponents, and click **Finish**.




Figure 11. New Project Dialog Box



- In the Source tab of the Workspace Explorer, right-click on the MyComponents workspace and then click Add > New Project.
- 3. To set this new project to be a component library, in the **New Project** dialog box, click the **Other** tab and select **PSoC Library** (see Figure 12). Name it 'MyLibrary' for this example, and leave the location at its default value.

It is best to create custom components in separate library projects. This simplifies component management and reuse.




Figure 12. Adding a Library Project

Note For Creator 3.3 and higher, the new Project Creation dialog has changed. In the dialog, select **Library** project and click **Next**. Name the library "MyLibrary" and then click **Finish**.

OK

Cancel

Now add a new component to the library just created:

4. On the **Components** tab, right-click on the 'MyLibrary' project and then click **Add Component Item** from the context menu (see Figure 13).

It is good practice to include a version number in the component name. Append to the component name the tag '_vX_Y', where 'X' is the major version and 'Y' is the minor version. PSoC Creator has versioning capabilities and helps track multiple versions of your components.

5. Select the Symbol Wizard component template and name the component 'Count4Bit_v1_00'.





Figure 13. Creating a Custom Component

You can start from an empty symbol, but this example uses the wizard to save time. For more information, see the Component Author Guide under **Help > Documentation**.




- To launch the component symbol wizard, click the Create New button.
 This wizard asks you to define the inputs and outputs, and it uses this information to create a component symbol.
- 7. Define three input terminals and two output terminals for the schematic symbol as shown in Figure 14.

Figure 14. Symbol Creation Wizard for Count4Bit




Click **OK** to generate the symbol in the symbol schematic, as shown in Figure 15.

Figure 15. Initial Symbol for 4-bit Counter



You can resize the component, and modify the appearance of the component, as shown in Figure 16.

Figure 16. 4-Bit Counter Final Symbol



8. Right-click on an empty space in the symbol schematic, and then click **Properties**. In the **Symbol** section of the property fields, click on the ellipsis (...) on **Doc.CatalogPlacement**, as shown in Figure 17.




₽ Doc.Filename C:\Users\anto\Desktop\AN82250\ -Doc.LastModifiedBy 09/14/2012 14:56:43 Doc.LastModifiedOn □ Symbol Doc.AnnotationComponent Doc.APIPrefix (Collection) ... Doc.DefaultInstanceName Doc.SymbolSummary Doc.SymbolVisibleInCatalog Doc.CatalogPlacement OK Cancel

Figure 17. Symbol Properties Dialog Box

Enter Community/Digital/Logic/Counter 4-bit in the Catalog Placement dialog, as shown in Figure 18.
 This places the counter in the Community tab of the Component Catalog window, under the 'Logic' sub-folder of the 'Digital' folder, with the catalog name of 'Counter 4-bit'.

Figure 18. Setting Catalog Placement



To have a configurable period value for the counter, you must add a component parameter.

10. Right-click on an empty space in the symbol schematic and then click **Symbol Parameters** (see Figure 19).
Specify the *name*, *type*, and default *value* of the parameter as period, uint8, and 15, respectively. This parameter allows a user to specify a period value for the counter in its customizer (see Figure 10).




Figure 19. Symbol Parameters for Count4Bit

11. Enter a description for this parameter by clicking the **Description** field in the **Misc** section of the **Parameter Definition** dialog box.



Set a validator for the parameter by clicking the **Validators** field. A validator checks whether a parameter is within an acceptable input range.

Set a validator to ensure that the period value is between 1 and 15, as shown in Figure 20. Click **OK** to make the changes.




Figure 20. Adding Validators for Count4Bit

12. In the **Parameter Definition** dialog box, set the **Hardware** field to **True**, as shown in Figure 21. This is necessary to pass the parameter to the Verilog file.




Figure 21. Passing Parameter to Hardware

The next step is to link the schematic symbol to a Verilog file. PSoC Creator generates a Verilog shell based on the component symbol.

13. To do this, right-click on empty space in the symbol schematic and then click **Generate Verilog**. Retain the default settings in the **Generate Verilog** dialog box and click **Generate**, as shown in Figure 22.



| Renerate Verilog | Renerate Ve

Figure 22. Generate the Verilog File for the Symbol

The **Target** values can be used to limit the configuration to a specific device, but for this example use the default setting.

A Verilog file for the symbol just created appears.

Note There are three #start header - #end pairs in the Verilog file. When editing the file, put all your code within these sections. Changes made to the Verilog file outside these three sections will be lost if you regenerate the Verilog file.

You are now ready to describe the counter in Verilog. For reference, the complete code is shown in Code 1.

4.1.2 Verilog Design: 4-bit Counter

First, make the outputs registered. Modify the input/output list of the Count4Bit_v1_00 module to:

```
output reg [3:0] count,
output reg tc,
```

Note If you regenerate the Verilog file, you must make these changes again. Also, these definitions cannot be made anywhere else in the file.

Then, because this is a synchronous design, add an *always* block (with clock edge) between the #start body and #end comments in the Verilog file:

```
always @ (posedge clock)
begin
. . .
```

Note To reduce the likelihood of timing and synchronization failures, it is preferable to use posedge clocking in PSoC designs.

The counter has a synchronous reset which when asserted clears both 'tc' and 'count'.

```
if(reset)
begin
  count <= 4'b00000;
  tc <= 1'b0;
end</pre>
```



Note Asynchronous reset/preset signals are supported as well. Refer to the *Warp Verilog Reference Guide* section 3.3.2 for information on asynchronous flip-flop synthesis.

The en input signal is a hardware enable. If this input is low the outputs are still active but the component does not change states.

When count reaches the period value, the terminal count output to should be at logic 1 as long as count is equal to period.

```
if(count == period)
    begin
    tc <= 1'b1;
    count <= 4'b0000;
end</pre>
```

Otherwise, the 4-bit counter must count from 0 to period, and increment the count output every positive clock edge.

```
else
begin
  count <= count + 1;
  tc <= 1'b0;
end</pre>
```

After you finish making changes to the Verilog file, save it. You have now completed the Verilog description for a 4-bit up-counter. The completed code is shown in Code 1.

Code 1. Complete 4-bit Counter Verilog Design

```
module Count4Bit v1 00 (
 output reg [3:0] count,
 output reg tc,
        clock,
 input
 input
         en,
 input
         reset
 parameter period = 0;
//`#start body` -- edit after this line, do not edit this line
 always @ (posedge clock)
 begin
   if(reset)
   begin
     count <= 4'b0000;
     tc <= 1'b0;
   end
```



```
else
    begin
      if(en)
      begin
        if(count == period)
        begin
          tc <= 1'b1;
          count <= 4'b0000;
        end
        else
        begin
          count <= count + 1;</pre>
          tc <= 1'b0;
        end
      end
      else
      begin
        count <= count;
        tc <= tc;
      end
    end
 end
//`#end` -- edit above this line, do not edit this line
      endmodule
```

To use this component in the 'MyComponents' project, you need to set 'MyLibrary' as a dependency.

To do this, right-click **MyComponents** in the **Source** tab, and select **Dependencies**. Ensure that the checkbox for 'MyLibrary' under **User Dependencies** is checked, as shown in Figure 23.




Figure 23. Adding a Component Library Dependency

To use it in a design, go to the *TopDesign.cysch* file of the MyComponents project and navigate to the **Component Catalog**. The 4-bit counter is located in the **Community** tab. Drag and drop it onto the schematic, and make the required connections.



Note: For more information on how to create and use library projects, see PSoC Creator help articles 'Library Component Project' and 'Basic Hierarchical Design Tutorial'.

Continue by creating the sequence detector component in Verilog.

4.2 Create Verilog Component: SeqDetector


The SeqDetector component is the heart of this example project. It is a configurable 5-bit binary sequence detector implemented in the PSoC PLDs.

4.2.1 SeqDetector Component Creation Steps

The steps to create the SeqDetector are similar to those for the counter.


- Select the Components tab of the Workplace Explorer. Right-click the MyLibrary project and then click Add Component Item.
- 2. Select the Symbol Wizard component template and name the component SeqDetect_v1_00.
- 3. Click the Create New button to launch the component symbol wizard.
- 4. Define four input terminals and two output terminals for the schematic symbol, as shown in Figure 24.

Figure 24. Symbol Creation Wizard for SeqDetector




5. Click **OK** to generate the symbol in the symbol schematic, as shown in Figure 25.

Figure 25. Sequence Detector Initial Symbol



You can resize the component as shown in Figure 26.

Figure 26. Final Symbol for Sequence Detector





- 6. Right-click on an empty space in the symbol schematic and then click **Properties**.
 - In the **Symbol** section of the property fields, click on the ellipsis (...) on **Catalog Placement**. Enter **Community/Digital/Logic/Sequence Detector 5-bit** as the **CatalogPlacement**.
 - This places the SeqDetector on the **Community** tab of Component Catalog, under the 'Logic' sub-folder of the 'Digital' folder, with the catalog name 'Sequence Detector 5-bit'.
- 7. To have a configurable sequence value for the SeqDetector, you must add a component parameter.
 - Right-click on an empty space in the symbol schematic and then click Symbol Parameters.
 - Specify the *name*, *type*, and default *value* of the parameter as sequence, uint8, and 22, respectively, as shown in Figure 27.




Figure 27. Defining a Parameter for SeqDetect

- Enter a description for this parameter by clicking the **Description** field in the **Misc** section of the **Parameter Definition** dialog box.
- Set a validator for the sequence by clicking on the Validators field. Set a validator to ensure that the sequence value is between 0 and 31, as shown in Figure 28. Click OK to make the changes.




Figure 28. Validator for SegDetect

- 10. When you return to the Parameter Definition dialog box, set the Hardware field to True.
- 11. To do this, right-click on an empty space in the symbol schematic and then click **Generate Verilog**. The next step is to link the schematic symbol to a Verilog file.



12. Leave all settings in the Generate Verilog dialog box at the defaults and click Generate.

The complete Verilog code for the sequence detector module is included in Appendix C. The next section explains major parts of the code.

4.2.2 Verilog Design: SeqDetector

As with the counter, the first step is to register the outputs in the terminal list of the SeqDetect module:

```
output reg detect,
output reg restart,
```

The backbone of the sequence detector is a state machine with a total of six states (Figure 8). Create local parameters for each of the states by adding the following code just after the #start body comment:

```
localparam START = 3'd0;
localparam STATE_1 = 3'd1;
localparam STATE_2 = 3'd2;
localparam STATE_3 = 3'd3;
localparam STATE_4 = 3'd4;
localparam DETECT = 3'd5;
```

Notice that the state definition constants are declared using the localparam keyword. This prevents them from conflicting with constants with the same names in other modules.

Declare the state variables as 'register' type and the pattern variable as 'wire' type.

```
reg [2:0] state_curr, state_next;
wire [4:0] pattern = sequence;
```

The sequence detector module has two always blocks - a sequential block, and a combinatorial block.

The sequential always block models positive edge triggered flip-flops.

The combinatorial always block has a sensitivity list defined as:

```
always @ (oneIn or zeroIn or state curr or pattern)
```

Note When writing Verilog for PSoC Creator, the always statement must have sensitivity list.

The combinatorial always decodes the inputs and assigns the next state based on the inputs and current state. If either a one or zero input is detected, the input is checked, or else the current state is maintained.

For example, the start state looks like:

```
if((oneIn & pattern[4]) ||
(zeroIn & !pattern[4]))
begin
    state_next <= STATE_1;
end
else
begin
    state_next <= START;
end</pre>
```

Note pattern [4] holds the first correct value of the sequence.

The other states are similar – comparing the component inputs to pattern[3], ..., pattern[0] in order to decode the next state.

After you finish making changes to the Verilog file, save it. The sequence detector design is now complete. To use it in a design, follow the steps described in the counter section.



5 Datapath vs. PLD-based Designs

Communication, timing, and control applications have different requirements in terms of the logic structures underpinning the functions.

As a rule of thumb, the best way to utilize UDB resources is:

- PLDs (Random Logic): Control functions, CPLD-integration, glue logic.
- Datapaths (Structured Logic): Communications, timing, calculations.

For example, consider the following 8-bit arithmetic and logic operations implemented in PLDs versus the datapaths.

Function	Resource	Consumption in PLDs Only	Resource Consumption in Datapaths Only				
	PLDs	% Used	DataPath	% Used			
ADD8	5	10.4%	1	4.2%			
SUB8	5	10.4%	1	4.2%			
CMP8	3	6.3%	1	4.2%			
SHIFT8	3	6.3%	1	4.2%			

Note The percentages are calculated from a device with 24 UDBs.

You can implement complex functions in PSoC PLDs, but it is easy to run out of resources if you do not take advantage of the datapath modules.

6 Summary

This application note introduced UDB PLDs and explained the design process for Verilog-based component creation in PSoC Creator. After reading this application note, you should understand the PLD architecture, and be able to create your own custom Verilog-based components.

PSoC UDBs provide a flexible and efficient architecture for your digital designs. You can port a wide range of simple to moderately complex logic designs to PSoC PLDs. Designs with high complexity are best implemented by using a combination of both PLDs and datapaths. For more information on the UDB datapaths, read AN82156.

6.1 Additional Information

Appendix A contains a comparison of PSoC PLD and competitive CPLDs with respect to resource count

Appendix B explains the data flow through a macrocell using two examples.

Appendix C contains the complete Verilog code for the sequence detector module.

Appendix D briefly discusses the project report file and static timing analysis.



7 Related Resources

Application notes

AN82156 - PSoC 3, PSoC 4 and PSoC 5LP Designing PSoC Creator Components with UDB Datapaths

AN81623 - PSoC 3 and PSoC 5LP Digital Design Best Practices

AN62510 - Implementing State Machines with PSoC 3 and PSoC 5LP

AN61290 - PSoC 3 and PSoC 5LP Hardware Design Considerations

AN72382 - Using PSoC 3 and PSoC 5LP GPIO Pins

AN60580 - SIO Tips and Tricks in PSoC 3 and PSoC 5LP

AN54181 - Getting started with PSoC 3

AN79953 - Getting Started with PSoC 4

AN77759 - Getting started with PSoC 5LP

KB Articles

KBA86336 - Just Enough Verilog for PSoC

KBA86338 - Creating a Verilog-based Component

KBA81772 - Adding Component Primitives / Verilog Components to a Project

Basics of Verilog and Datapath Configuration Tool for Component Creation

Videos

The following videos introduce the PSoC Creator and Verilog component creation process:

Basics

Creating a New Project

Using the Start Page

Component Creation

PSoC Creator 113: PLD Based Verilog Components

Creating a New Component Symbol

Creating a Verilog Implementation

Creating a Schematic Implementation

About the Authors

Name: Vijay Kumar Marrivagu
Title: Systems Engineer Principal

Background: Several years of experience in digital design and validation.

Name: Antonio Rohit De Lima Fernandes

Title: Applications Engineer

Background: B.E in EE, BITS, Pilani, Rajasthan, India.



A Appendix A: PSoC PLD Resource Comparison with Competitive CPLDs

Table 1 compares PSoC PLD resources to similar-sized CPLDs. Remember that this table does not take the programmable logic in the UDB datapath into consideration. When using both the PSoC PLDs and datapaths, PSoC is competitive with much larger CPLDs.

Table 1. PSoC PLD Macrocell Comparison with Competitive PLDs

Device	Macrocells (MCs)	Blocks	MC per Block	Inputs per Block	Product Terms (PTs)	PTerms per Block
Cypress PSoC						
Superset PSoC 3, PSoC 5LP	192	48	4	12	384	8
CY8C42	32	8	4	12	64	8
Altera MAX-II						
EPM240	128 to 240*	24	10	36	*	*
Lattice ispMACH						
4032ZE	32 2 16		16	36 160		80
4064ZE	64	4	16	36	320	80
40128ZE	128	128 8 16		36 640		80
Xilinx Coolrunner-II						
XC2C32A	32	2	16	56	112	56
XC2C64A	64	4	16	56	224	56
XC2C128	128	8	16	56	448	56

^{*} Altera MAX-II is not traditional product term architecture



B Appendix B: Macrocell Configuration Diagrams

Figure 29 and Figure 30 show the data flow through the macrocell for D flip-flop (D-FF) and T flip-flop (T-FF) functionality, respectively.





Figure 29. Macrocell with D-FF Function Enabled

Figure 30. Macrocell with T-FF Function Enabled





C Appendix C: Sequence Detector Verilog Code

```
module SeqDetect v1 20 (
      output reg detect,
      output reg restart,
       input clock,
       input
             oneIn,
       input reset,
      input zeroIn
);
       /* Note that the value assigned to the parameter in this line
       * has no effect. The actual parameter value is taken from
        * the component customizer.
      parameter sequence = 0;
// *start body` -- edit after this line, do not edit this line
       /* Six states are required.
        * The states follow START -> STATE 1 -> \dots -> DETECT if the
        * correct inputs are entered. As soon as a wrong input is entered
        ^{\star} the design jumps to the START state. The states are defined as
        * localparams (instead of `defines) to limit their scope to this
        * module only.
       localparam START = 3'd0;
                                        /* detect, restart = 0, 1 */
                                         /* detect, restart = 0, 0 */
       localparam STATE_1 = 3'd1;
      localparam STATE 2 = 3'd2;
localparam STATE 3 = 3'd3;
localparam STATE 4 = 3'd4;
                                         /* detect, restart = 0, 0 */
                                         /* detect, restart = 0, 0 */
                                         /* detect, restart = 0, 0 */
                                         /* detect, restart = 1, 0 */
       localparam DETECT = 3'd5;
       /* registered value to hold 3-bit state */
      reg [2:0] state_curr, state_next;
       /* pattern[4:0] holds the user-supplied sequence value
       * suppose sequence = 22 then pattern[4:0] = 5'b10110
        * Note that pattern[4] is the first-entered user input
      wire [4:0] pattern = sequence;
        /* Sequential block of the state machine - outputs are assigned here */
       always @ (posedge clock)
      begin
              /st reset causes the component to enter the START state st/
              if(reset)
              begin
                     state curr <= START;</pre>
                     /* Immediately assign detect and restart values */
                     detect <= 1'b0;</pre>
                     restart <= 1'b1;
              end
              else
                     /* reset is not asserted - go through states */
              begin
                     state curr <= state next;</pre>
                     /* Assign 'detect' value - 1 only in DETECT state, 0 otherwise */
                     if (state next == DETECT)
                     begin
                            detect <= 1'b1;</pre>
                     end
                     else
```



```
begin
                     detect <= 1'b0;</pre>
              end
              /* Assign 'restart' value - 1 only in RESTART state, 0 otherwise*/
              if (state next == START)
              begin
                     restart <= 1'b1;</pre>
              end
              else
              begin
                     restart <= 1'b0;
              end
       end
end
/* Finite State Machine combinatorial block - contains most of the
 * combinatorial logic.
always @ (oneIn or zeroIn or state curr or pattern)
begin
       /* If either a one or zero has been entered, take action */
       if(oneIn | zeroIn)
       begin
              case (state_curr)
                                   /* Initial state */
                     begin
                            /* check whether the first bit entered is correct */
                            if((oneIn & pattern[4]) || (zeroIn & !pattern[4]))
                            begin
                            state next <= STATE 1;/* advance to the next state */
                            else
                                                 /* revert to the initial state */
                            begin
                                   state next <= START;</pre>
                            end
                     end
                     STATE 1:
                                   /* First input is correct */
                     begin
                            if((oneIn & pattern[3]) || (zeroIn & !pattern[3]))
                            begin
                                   state next <= STATE 2;</pre>
                            end
                            else
                            begin
                                   state next <= START;</pre>
                            end
                     end
                     STATE 2:
                                   /* Two inputs are correct */
                     begin
                            if((oneIn & pattern[2]) || (zeroIn & !pattern[2]))
                            begin
                                   state next <= STATE 3;</pre>
                            end
                            else
                            begin
                                   state_next <= START;</pre>
                            end
                     end
```



```
/* Three inputs are correct */
                             STATE 3:
                             begin
                                    if((oneIn & pattern[1]) || (zeroIn & !pattern[1]))
                                           state next <= STATE 4;</pre>
                                    end
                                    else
                                    begin
                                           state_next <= START;</pre>
                                    end
                             end
                             STATE 4:
                                            /* Four inputs are correct */
                             begin
                                    if((oneIn & pattern[0]) || (zeroIn & !pattern[0]))
                                    begin
                                           state next <= DETECT;</pre>
                                    end
                                    else
                                    begin
                                           state_next <= START;</pre>
                                    end
                             end
                             DETECT:
                                                   /* All five inputs are correct! */
                             begin
^{\prime \star} When in the detect state, if an input is given, show same behavior as START ^{\star}/
/* check whether the bit entered is the correct beginning to a new sequence*/
                                    if((oneIn & pattern[4]) || (zeroIn & !pattern[4]))
                                    begin
                                           state_next <= STATE 1;</pre>
                                    end
                                           /* revert to the initial state */
                                    else
                                    begin
                                           state next <= START;</pre>
                                    end
                             end
                             default:/* we should never get here - reset the component*/
                             begin
                                    state next <= START;</pre>
                             end
                      endcase
              end
                      /* if neither 1 or 0 have been entered, stay in same state */
              else
              begin
                      state next <= state curr;</pre>
              end
       end
//`#end` -- edit above this line, do not edit this line
endmodule
```



D Appendix D: Post-Build Design Considerations

D.1 Project Report File

Access the project build report (<project_name>.rpt) from the **Results** tab of the **Workspace Explorer** window. It is created after a successful build. Following are the major sections in the report file.


 Technology mapping summary section – the utilization of macrocells, pterms, datapaths, pins, clock dividers, and so on is shown in Figure 31.

Figure 31. PSoC Creator Project Build Report File

opDesig	gn.cysch Design09.cydwr Mycounter.v / [es	ign09.rı	pt					
660									
661	Technology mapping summary								
662									
663									
664	Resource Type	:	Used	:	Free	:	Max	:	% Used
665									
666	Digital domain clock dividers	:	1	:	7	:	8	:	12.50%
667	Analog domain clock dividers	:	0	:	4	:	4	:	0.00%
668	Pins	:	9	:	63	:	72	:	12.50%
669	Macrocells	:	5	:	187	:	192	:	2.60%
670	Unique Pterms	:	5	:	379	:	384	:	1.30%
671	Total Pterms	:	6	:		:		:	
672	Datapath Cells	:	0	:	24	:	24	:	0.00%
673	Status Cells	:	0	:	24	:	24	:	0.00%
674	Control Cells	:	0	:	24	:	24	:	0.00%

- Synthesis Results Lists the errors and warnings generated at each phase of synthesis: Verilog compilation, parsing, high level synthesis, optimization, and so on. This section contains the details of logic which is optimized away by the synthesizer. This section is useful for debugging and troubleshooting.
- Digital Placement PLD Packing Summary. Figure 32 shows an example of PLD utilization.

Figure 32. Example PLD Packing Summary Report



 Digital Placement: PLD Packing Summary: PLD Statistics - Figure 33 shows an example of PLD PTs and macrocells utilization in terms of average per logic array block (LAB).

Figure 33. Example PLD Usage Report

PLD	Resource	Type	:	Average/LAB
	I	nputs	:	2.00
	Pt	terms	:	2.50
	Macro	cells	:	2.50

■ Final Placement summary – Gives component details. This section of the report shows UDB utilization, occupancy, statistics, and placement (coordinate) details.

D.2 Static Timing Analysis

An important part of debugging digital designs is static timing analysis (STA). STA evaluates a digital design and calculates delays between signal outputs and inputs. From those delays it computes the maximum allowable frequency of each clock used in the design.

PSoC Creator automatically creates a static timing analysis report when you build a project. The report shows the critical paths in the design that limit the frequency of each clock. If the calculated maximum frequency is less than the required clock frequency, then a warning displays indicating that a timing violation exists in the design.

For more information on avoiding timing violations and handling PSoC Creator STA warnings, see AN81623 – PSoC 3 and PSoC 5LP Digital Design Best Practices.



Document History

Document Title: AN82250 - PSoC® 3, PSoC 4, and PSoC 5LP - Implementing Programmable Logic Designs with Verilog

Document Number: 001-82250

Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	3758092	VJYA	09/27/2012	New Application Note	
*A	3774553	VJYA/ANTO	10/11/2012	Changed/Edited Fig1, Fig3, Fig4, Fig9 Added Verilog code for components in the Appendix Minor edits throughout the document Updated component versions to 1.10 Added Verilog Synthesis sub-section to the HDL Coding Guidelines section of the appendix	
*B	3811941	VJYA/ANTO	11/14/2012	Changed Title Modified abstract Deleted appendices C-F, section on build settings Added appendix A in this document. Moved section on project report file and STA to appendix D. Optimized code for sequence detector Enhanced figures 2,3,4, 14, 15, 16, 25, 26; added figures 5,6, 23 Updated for PSoC 5LP Minor modifications throughout the document	
*C	3841114	VJYA/ANTO	12/13/2012	Added Appendix A – comparison of PSoC PLD resources with similar-size CPLDs Moved Appendix containing counter Verilog code to main body of text (Code 1)	
*D	3943324	ANTO	03/25/2013	Updated for PSoC 4 and PSoC Creator 2.2 SP1 Added references to KB articles esp. Just Enough Verilog for PSoC. Minor changes throughout the document	
*E	4514150	TDU	09/25/2014	Updated the associated project to PSoC Creator 3.0 SP1 Updated Figure 7	
*F	4541956	RLOS	11/06/2014	Updated the Software Version on page 1 to PSoC Creator 3.0 SP1 or later. Updated the associated project files.	
*G	4848733	TDU	10/06/2015	Updated to new template. Added a note in Step 1 and Step 4 of 4-bit Counter Component Creation Steps. Added a note in Datapath vs. PLD-based Designs.	
*H	5068178	RNJT	12/30/2015	Updated the associated project to PSoC Creator 3.3 SP1	
*I	5701881	BENV	04/19/2017	Updated logo and copyright	



Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers cypress.com/arm

Automotive cypress.com/automotive

Clocks & Buffers cypress.com/clocks

Interface cypress.com/interface

Internet of Things cypress.com/iot

Memory cypress.com/memory

Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc

Power Management ICs cypress.com/pmic

Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb

Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Videos | Blogs | Training | Components

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2012-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.