

Simulation
Results

Capacitor
Ripple Voltage

MATLAB

5 switching
periods

Salas

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38

11.38


11.38

11.38

11.38

11.38

11.3





Semester Reflection


- Setbacks:
 - Overengineering
 - Inefficient communication with advisors
- Solution:
 - Approach problems systematically
 - Communicate with advisors in a more timely manner


· REDUCE SWITCHING PERIONS



Transition to J-Term and Spring

- J-Term Goals:
 - Research ADC and Embedded System Solutions
- Spring Semester Goals:
 - Test ADC and Embedded System Solutions
 - Develop algorithm to predict/detect capacitor failure





Step 2 - Data Collection

Semester Reflection

- Setbacks:
 - Overengineering
 - Inefficient communication with advisors
- Solution:
 - Approach problems systematically
 - Communicate with advisors in a more timely manner



EXPLIZIMENTAL SEILIP

APC?

Transition to J-Term and Spring

- J-Term Goals:
- CHARTS - Research ADC and Embedded System Solutions
- Spring Semester Goals:
 - Test ADC and Embedded System Solutions
 - Develop algorithm to predict/detect capacitor failure

F TIME: 7:30

