

Known Failures:

1. The i-cache and d-cache memory modules will read and write for as many cycles as the other is stalled, even if the write signal is only asserted for one cycle. This causes memory to be read and written multiple times when it should not be.