

State	Reset	IDLE	COMP_RD	COMP_WR	ACC_RD_0	ACC_RD_1	ACC_RD_2	ACC_RD_3	ACC_WR_0	ACC_WR_1	ACC_WR_2	ACC_WR_3	ACC_WR_4	ACC_WR_5	DONE
Signal															
			valid_cache	valid_cache?											
			? (hit_cache	_											
			? DONE:	DONE:											
		rd?	(dirty_cache	(dirty_cache											
		COMP RD:	?	?											
	IDLE	(wr?	ACCESS RD	ACCESS_RD_	ACC RD 1	ACC RD 2	ACC_RD_3	ACC_WR_0	ACC_WR_1	ACC_WR_2	ACC_WR_3	ACC_WR_4	ACC_WR_5	IDLE	IDLE
		COMP_WR		0:											
		: IDLE)		ACCESS WR											
			R_0)):	_0)):											
				ACCESS_WR											
nxt_state			R_0	_0											
enable_cntrl	0	0	1	1	1	1	1	1	1	1	1	1	1	1	0
idx_cntrl	0	0	addr[10:3]	addr[10:3]	addr[10:3]	addr[10:3]	addr[10:3]	addr[10:3]	0	0	addr[10:3]	addr[10:3]	addr[10:3]	addr[10:3]	0
offset_cntrl	0	0	addr[2:0]	addr[2:0]	0	2	4	6	0	0	0	2	4	6	0
								_	_	_	_		_	flop_write?	
comp_cntrl	0	0	1	1	0	0	0	0	0	0	0	0	0	1'b1:1'b0	0
write_cntrl	0	0	0	1	0	0	0	0	0	0	1	1	1	1	0
tag_cntrl	х	х	addr[15:11]	addr[15:11]	Х	х	х	х	х	х	addr[15:11]	addr[15:11]	addr[15:11]	addr[15:11]	х
											(wr &	(wr &	(wr &	(flop_write &	
											(addr[2:0] ==	(addr[2:0] ==	(addr[2:0] ==	(addr[2:0] ==	
		l									3'b000))?	3'b010))?	3'b100))?	3'b110))?	
	×	X	х	data_in	х	х	×	х	x	x	data_in:	data_in:	data_in:	data_in:	x
											data_out_me	data_out_me	data_out_me	data_out_me	
data_in_cntrl											m	m	m	m	
valid_in_cntrl	0	0	0	0	0	1	2	3	0	0	1	1	1	1	0
									{addr[15:3],	{addr[15:3],	{addr[15:3],	{addr[15:3],			
addr_in_mem	×	X	х	x	х	x	x	х	3'b000}	3'b010}	3'b100}	3'b110}	х	х	х
					data_out_c	data_out_c	data_out_c	data_out_ca							
data_in_mem	×	X	х	х	ache	ache	ache	che	x	x	x	х	х	x	x
write_mem	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
read_mem	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0
Done	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
Stall	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
			_	_		_		_		_	_		_	_	flop_hit?
CacheHit	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1'b1:1'b0
end_state	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
write	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
read	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
hit	0	0	0	1	0	0	0	0	o o	0	0	0	0	0	0