

## Contention Resolution and Switching (Team B - DigiDestined)

Those that affect the state of the CRS are exactly the following:

- output\_data\_rd
- exp\_data\_av
- exp\_dv
- buf\_data\_av
- buf\_dv

output\_port and output\_port\_valid do not play a role in sequential logic – they play a role only in the VOQ, which is purely combinatorial in nature.

VOQ is a purely combinatorial circuit  
– therefore, no state diagram for VOQ

For each of the  $2n$  buffers:

pk\_av = nand of all dv bits in that buffer  
(indicates a complete packet has arrived.)

We buffer a data-chunk only if data\_av is '1'.

some\_pk\_av\_exp and some\_pk\_av\_buf  
- or of all the pk\_av in exp or buf

When some\_pk\_av\_exp is '1', we run a round-robin on the exp\_packet\_buffer's,

Else if some\_pk\_av\_buf is '1' we run a round-robin on the buf\_packet\_buffer's.

PACKET  
BUFFER



