

## Homework 10: Verilog

### **Objective:**

Recreate some of the Nand2Tetris Project 1 Elementary Gates in Verilog along with their testbenches, to compare our HDL language against an industry-standard language. The following are the only gates you will recreate:

**Not, Not16, And, And16, Or, Or16, Xor, Xor16, DMux, Or8Way**

### **Grading method:**

For the chips with larger buses (Not16, And16, Or16, Xor16) you should *make the basic chip* (Not, And, Or, Xor) *parameterized so that you need only have one chip to handle both tests!* You will still need to create a separate testbench for each of the gates above. This means you will turn in the following files ZIP'd together:

*Chips:* **Not.v, And.v, Or.v, Xor.v, DMux.v, Or8Way.v**

*Testbenches:* **Not\_tb.v, Not16\_tb.v, And\_tb.v, And16\_tb.v, Or\_tb.v, Or16\_tb.v, Xor\_tb.v, Xor16\_tb.v, DMux\_tb.v, Or8Way\_tb.v**

You have been provided with a full testbench for Not\_tb.v and Not16\_tb.v as examples, and the basic Not.v structure without a solution. Your outputs should look like the corresponding .cmp files from the Nand2Tetris website.

### **What do you turn in?**

The **chip .v files** (there are 6 of them) and **testbench .v files** (there are 10 of them) in a ZIP file per Project Submission Guidelines (see document on Blackboard). Note there is no documentation required for this homework (you already did it in previous homeworks).

<b>Chips</b>	<b>Compiles?</b>	<b>Parameterized?</b>	<b>TestBench?</b>	<b>TestBench16?</b>
Not	/7	/7	/3	/3
And	/7	/7	/3	/3
Or	/7	/7	/3	/3
Xor	/7	/7	/3	/3
DMux	/7	-----	/3	-----
Or8Way	/7	-----	/3	-----
<b>Total (100)</b>	<b>42</b>	<b>28</b>	<b>18</b>	<b>12</b>

See <http://nand2tetris.org/> for test scripts/output files (if you need clarification email your instructor. You will be graded based on this documents requirements).