


# Scalable and Low Overhead DRAM Read Disturbance Mitigation





Nisa Bostanci Ataberk Olgun Giray Yaglikci Geraldo de Oliveira Yahya Tugrul Ismail Yuksel Konstantinos Kanellopoulos Mohammad Sadrosadati Onur Mutlu Haocong Luo

### 1: DRAM Organization




#### 2: Read Disturbance Vulnerabilities

**DRAM Subarray** Victim Row \_\_\_\_ Row 0 Aggressor Row — Row 2 Row 3 Victim Row — Victim Row Row 4

- Repeatedly activating and precharging a DRAM row causes **RowHammer bitflips** in nearby cells
- The minimum number of activations that causes a bitflip is called the RowHammer threshold


DRAM chips are more vulnerable to read disturbance today


Read disturbance bitflips occur at much lower activation counts (more than two orders of magnitude decrease in less than a decade):



Mitigation techniques against read disturbance attacks need to be **effective** and **efficient** for highly vulnerable systems

### 3: Limitations of Existing Mitigations





No existing mitigation technique prevents RowHammer bitflips at low area, performance and energy costs

#### 4: Goal

**Prevent RowHammer bitflips** with low area, performance, and energy overheads in highly RowHammer-vulnerable **DRAM-based systems** 

(e.g., a RowHammer threshold of 125)


### 5: CoMeT's Key Observation and Key Idea

#### **Key Observation**

**Hash-based counters are low-cost:** can be implemented with low-cost structures and can aggregate many rows' activation counts together Hash Function Counters Row 1 (Example) Row 2  $H_0(ID) = ID \% 4$ Row 3 Mapping without tags Fixed number of counters

#### **Key Idea**

Track most DRAM rows' activations with low area cost



#### **Counter Table (CT):**

Maps each DRAM row to a group of low-cost hash-based counters by employing the Count-Min Sketch technique Triggers a preventive refreshes when the aggressor's counter group reaches an activation threshold

Tracks DRAM row activations at low area cost

**Recent Aggressor Table (RAT):** 

Allocates highly accurate per-DRAM-row counters for *only* a small set of DRAM rows that are activated many times Reduces performance penalties by increasing tracking accuracy


#### 6: CoMeT's Evaluation and Conclusion

1 or 8 cores, 3.6GHz clock frequency, **Processor** 4-wide issue, 128-entry instruction window DDR4, 1 channel, 2 rank/channel, 4 bank groups, **DRAM** 4 banks/bank group, 128K rows/bank 64-entry read and write requests queues, Memory Ctrl. Scheduling policy: FR-FCFS [137, 138] with a column cap of 16 [139] **Last-Level Cache** 8 MiB (single-core), 16 MiB (8-core)

**Cycle-level simulations using Ramulator Workloads:** 

62 1- & 8-core workloads

Four different very low nRH values: 1000, 500, 250, 125 Four state-of-the-art mitigation mechanisms Graphene, Hydra, PARA, REGA



CoMeT achieves a good trade-off between area, performance and energy costs

- incurs significantly less area overhead (74.2×)

**Open-sourced:** https://github.com/CMU-SAFARI/CoMeT


- outperforms the state-of-the-art (by up to 39.1%)




Artifact available, functional and reproduced


## 7: ABACuS's Key Observation and Key Idea

Address mappings distribute consecutive cache blocks to different banks (but to the same row ID)





Many workloads access the same row ID in different banks at around the same time **Sibling rows:** Rows with the same ID across all banks



**Key Idea:** Sibling rows can share one hardware counter Reduce the number of counters by a factor of the number of banks in the chip

Maximum activation count


of Row X across all banks


**REPRODUCED** 

**FUNCTIONAL** 

#### **Key Mechanism: ABACuS**

Track the maximum (worst) activation count of sibling rows using one counter





# 8: ABACuS's Evaluation and Conclusion


1 or 8 cores, 3.6GHz clock frequency, **Processor** 4-wide issue, 128-entry instruction window DDR4, 1 channel, 2 rank/channel, 4 bank groups, **DRAM** 4 banks/bank group, 128K rows/bank, 3200 MT/s 64-entry read and write requests queues, Scheduling policy: FR-FCFS [181, 182] with a column cap of 16 [183], Memory Ctrl. Address mapping: MOP [166, 168] 45 ns tRC,  $7.9 \,\mu\text{s } tREFI$ ,  $64 \,\text{ms } tREFW$ 64 ms ABACuS reset period **Last-Level Cache** 2 MiB per core

Cycle-level simulations using Ramulator **Workloads:** 62 1- & 8-core workloads

Row ID | Activation Count

Four different very low nRH values: 1000, 500, 250, 125 Four state-of-the-art mitigation mechanisms Graphene, Hydra, PARA, REGA

AVAILABLE



**Open-sourced:** https://github.com/CMU-SAFARI/ABACuS

4.0 High section with the section with t

0.2 N