



Contact Info

# Enabling Efficient and Scalable DRAM Read Disturbance Mitigation via New Experimental Insights

Abdullah Giray Yaglikci


Onur Mutlu




Lightning Talk

## 1. DRAM Background


### DRAM Organization



### DRAM Read Disturbance



### Address Virtualization



## 2. Problem Definition

DRAM read disturbance mitigation mechanisms

- poorly scale with shrinking technology node
- rely on proprietary information


## 3. Thesis Statement

We can mitigate DRAM read disturbance efficiently and scalably by


- building a detailed understanding of DRAM read disturbance
- leveraging insights into modern DRAM chips and memory controllers
- devising novel solutions that do not require proprietary knowledge of DRAM chip internals

## 3: Building a Detailed Understanding of DRAM Read Disturbance

### Methodology




### DRAM Chip Temperature




A DRAM cell is vulnerable in a **bounded** temperature range and overall **bit error rate** changes with **temperature** based on the DRAM vendor

### Physical Location




### Memory Access Patterns



As the **aggressor row** stays active longer, **more DRAM cells** experience bitflips and bitflips occur at **lower activation counts**

### Wordline Voltage




Full Paper  
RowHammer under Reduced Wordline Voltage [Yaglikci+ DSN'22]

## 4: Leveraging Insights into Modern DRAM Chips and Memory Controllers

### Svärd: Spatial Variation-Aware Read Disturbance Defenses


Dynamically adapts the aggressiveness of a defense to the victim row's vulnerability level




Svärd **significantly increases** system performance by 1.63x, 4.88x, 1.07x, 1.95x, and 4.80x, over AQUA, BlockHammer, Hydra, PARA, and RRS, respectively, for  $H_{C_{first}}$  of 64

Full Paper  
Spatial Variation-Aware RowHammer Defenses [Yaglikci+ HPCA'24]

### HiRA: Hidden Row Activation



Refreshing two rows in two different subarrays:




12.6% speedup by hiding periodic refresh latency

3.7x speedup by hiding preventive refresh latency

## 5: No Proprietary Knowledge

### BlockHammer: Selectively Throttling Accesses



Full Paper  
BlockHammer [Yaglikci+ HPCA'21]

GitHub  
Simulator Source Code

FINALIST  
2021

**Scalability with Worsening DRAM Read Disturbance:**  
Competitive with state-of-the-art mechanisms (<0.6% overhead) when there is no attack  
Superior performance (71% speedup) and DRAM energy (32% reduction) when a RowHammer attack is present

**Compatibility with Commodity DRAM Chips:**  
BlockHammer requires  
• **no proprietary information** of in-DRAM row mapping  
• **no changes** to DRAM chips

More info: [agyaglikci@gmail.com](mailto:agyaglikci@gmail.com) & <https://agyaglikci.github.io>