




Contact Info


# Understanding the Security Benefits and Overheads of Emerging Industry Solutions to DRAM Read Disturbance




Full Paper

Oğuzhan Canpolat   A. Giray Yağlıkçı   Geraldo Oliveira   Ataberk Olgun  
Oğuz Ergin   Onur Mutlu

## 1. DRAM Background




## DRAM Read Disturbance



## 2. Cutting Edge Industry Solutions

### Preventive Refresh in DDR5 Specifications





### Periodic Refresh Management (PRFM)

Memory controller **periodically** issues RFM commands

### Per Row Activation Counting (PRAC)

DRAM chip **tracks** row activations for each row and **requests** RFMs by sending **back-off** signals

## 3. Per Row Activation Counting (PRAC) [JEDEC, JESD79-5C, April 2024]



## 4. Performance Evaluation

Cycle-level simulations using Ramulator 2.0 [Luo+, CAL 2023] DRAMPower [Chandrasekar+, DATE 2013]

**System Configuration:**


**Processor**  
4 cores, 4.2GHz clock frequency, 4-wide issue, 128-entry instruction window

**DRAM**  
DDR5, 1 channel, 2 rank/channel, 8 bank groups x 4 banks x 64K rows




**Memory Ctrl.**  
64-entry read and write requests queues, FR-FCFS scheduling with a column cap of 4 Last-Level Cache 8 MiB (4-core)

**Workloads:**  
60 mixes from SPEC CPU2006, SPEC CPU2017, TPC, MediaBench, and YCSB

- PRF**  
Memory controller **periodically** issues RFM
- PRAC**  
Memory controller issues **N** RFMs each with **back-off**
- PRAC+PRFM**  
Memory controller issues RFM **periodically** and with **back-offs**
- PRAC-Optimistic**  
PRAC-4 with **no** change in DRAM timing parameters



## 5. Key Observations



## 6. Open-Source


Simulator is available online



<https://github.com/CMU-SAFARI/ramulator2>

## 7. A New Attack Vector

Access pattern to trigger **most** back-offs with **fewest** activations possible by targeting a single row



**Mathematical worst-case analysis** at the RowHammer threshold of 20: Hogs up to **79% of DRAM throughput**

**Cycle-level simulation results:** Degrades system performance by up to **98%** (94% on average)

## 8. Conclusion and Future Work

- The first **rigorous security** and **performance** analyses of PRAC
- RowHammer-safe** for thresholds > 20
- Non-negligible overheads** for modern chips
- Poorly scales** with worsening RowHammer vulnerability
- Memory performance attacks** can exploit PRAC

### Future work:

More research is needed to improve PRAC by tackling

- increased DRAM access latencies**
- increasing performance loss** as RowHammer worsens
- memory performance attacks exploiting PRAC