




Flip Flops, Registers, and Register Files

PICK UP
HANDOUT
TO DO BEFORE
(HANDOUT IS ~~FOR~~ DISCUSSION SECTION ON
MON/TUES.)

Today's lecture

- **Storing State**
 - Finishing up the SR Latch
- **Synchronous Design**
 - Clocks
 - D Flip Flops
- **Register Files**
 - Registers
 - Decoders

Timing diagram of an SR Latch



SR Latches are a useful storage mechanism

- An SR latch provides the three features:

- It holds its value
- We can read its value
- We can change its value

S	R	Q
0	0	No change
0	1	0 (reset)
1	0	1 (set)

- We call the data stored (Q) the **state** of the latch.
 - 1 bit of information is stored

- We the behavior as a **state table**, which explicitly shows that the *next* values of Q and Q' depend on their *current* values, as well as on the inputs S and R.

Inputs		Current		Next	
S	R	Q	Q'	Q	Q'
0	0	0	1	0	1
0	0	1	0	1	0
0	1	0	1	0	1
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	0	1	0

Aside: SR Latches are not combinational circuits

- In the 2nd lecture we defined **Cominational Logic** as:
Boolean circuits where the output is a pure function of the present input only.

- Below we can see this doesn't hold for the SR Latch
 - When S = R = 0 we can have two different outputs

- The SR Latch is a **Sequential** circuit

The outputs of a **sequential circuit** depend on not only the inputs, but also the **state**, or the current contents of some memory.


Inputs		Current		Next	
S	R	Q	Q'	Q	Q'
0	0	0	1	0	1
0	0	1	0	1	0
0	1	0	1	0	1
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	0	1	0

Synchronous Design

- *The easiest (and most common) way to build computers*
- All state elements get updated at the same time
 - Using a clock signal


- Clock signal

- A square wave with a constant period




- We always update state at the same point in wave
 - E.g., the rising edge

Synchronous Design, cont.



- Alternate between computation and updating state.



The state element that we really want...



■ The D flip flop

- Holds 1 bit of state

- Output as Q.


■ Inputs

- Copies D input into state on rising edge of clock.



Implementing the D-type Flip Flop


- Remember the SR Latch?



S	R	Q
0	0	No change
0	1	0 (reset)
1	0	1 (set)

- We're going to two special kinds of latches.
 - SR Latch with enable
 - D Latch with enable

SR Latch with Enable




X = DON'T CARE

enable	S	R	S	R'	Q
<u>0</u>	x	x	1	1	No change
1	0	0	1	1	No change
1	0	1	1	0	0 (reset)
1	1	0	0	1	1 (set)
1	1	1	0	0	Avoid!

- Take SR Latch, make it ignore input when enable = 0

D-Latch with Enable




combine SR together

Enable	D	Q
<u>0</u>	X	<u>No change</u>
1	<u>0</u>	<u>0</u>
1	1	1

TRANSPARENT


- Take SR Latch with Enable, make reset = !set
 - State get set to whatever D is.

The D Flip Flop





- Only one of the latches is enabled at a time
 - When clk=0, the master is transparent; slave holds its value
 - When clk=1, the master holds its value; slave transparent
- On rising edge, value at master's input passed to slaves output.

The D Flip Flop




Flip flop with asynchronous reset

- **Asynchronous** = pertaining to operation without the use of fixed time intervals (opposed to synchronous).
 - Processed immediately, ignores clock.
- **Reset = set the value to zero**



Asynchronous Reset implementation

One example possible implementation





Ignores inputs and current state.

Forces Q output to zero.

(Not required material)

Flip flop with enable



- When enable=0, Q output doesn't change on rising edge
 - Behaves normally when enable=1



x,y =
a) 0,0
b) 0,1
c) 1,0
d) 1,1

How can we store more than 1 bit?

- We build **registers** out of **flip flops**.
 - Example **4-bit register** made of **four D flip flops**
 - 1 data input, 1 data output per flip flop
 - All control signals use the same input



Introduction to RAM

- To provide lots of storage we use **Random-access memory**, or **RAM**.
- Remember the basic capabilities of a memory:
 - It should be able to store a value.
 - You should be able to read the value that was saved.
 - You should be able to change the stored value.
- A RAM is similar, except that it can store *many* values.
 - An address will specify which memory value we're interested in.
 - Each value can be a multiple-bit word (e.g., 32 bits).
- We'll refine the memory properties as follows:

A RAM should be able to:

- Store many words, one per address
- Read the word that was saved at a particular address
- Change the word that's saved at a particular address

A picture of memory

- You can think a memory as being an array of data.
 - The address serves as an array index.
 - A k-bit address can specify one of 2^k words
 - Each address refers to one word of data.
 - Each word can store N bits

- You can read or modify the data at any given memory address, just like you can read or modify the contents of an array at any given index.
 - This is what “random access” means.

Address	Data
00000000	
00000001	
00000002	
.	
.	
.	
.	
.	
.	
.	
.	
.	
.	
FFFFFFFFD	
FFFFFFFE	
FFFFFFF	


Random Access Memory

19

32b - 2³²

Register File: a special kind of memory

- We'll focus first on a special kind of RAM: a register file
- Our register file will have:
 - 2 read ports, so we can read two values simultaneously
 - 1 write port




- This will allow us to:
 - Read 2 numbers
 - Add them together
 - Store the result back in the register file

Register file implementation


- A register file has 3 parts
 - **The Storage**: An array of registers
 - **The Read Ports**: Output the value of selected register
 - **The Write Port**: Selectively write one of the registers

- **Let's consider a 2 word memory**
 - with 4-bit words




Step 1: Allocating the storage

- We need two 4-bit registers
 - We'll wire their clocks and resets together




Step 2: Implementing the read ports

- The read address (1 bit) specifies which register to read.





Step 3: Implementing the write ports

- The write address (1 bit) specifies which register to write.



Decoders


- This circuit is a 1-to-2 decoder
 - It decodes a 1-bit address, setting the specified output to 1
 - Assuming the circuit is enabled




EN	S0	(Q1,Q0)
0	X	(0, 0)
1	0	(0, 1)
1	1	(1, 0)

Scaling Decoders

- Decoders can be generalized as follows
- A 1-to- 2^n decoder:
 - Has a 1-bit **enable** input, and an n-bit **select** input
 - Has 2^n outputs
 - All the outputs are zero, except the $\text{select}^{\text{th}}$ if $\text{enable} = 1$
 - If $\text{enable} = 0$, all outputs are zero.
- A 1-to-4 decoder:



EN	S[1:0]	Q[3:0]
0	X	(0,0,0,0)
1	(0,0)	(0,0,0,1)
1	(0,1)	(0,0,1,0)
1	(1,0)	(0,1,0,0)
1	(1,1)	(1,0,0,0)



EN	S[4:0]	Q[31:0]
0	X	0x0000
1	0	0x0001
1	1	0x0002
1
1	30	0x4000
1	31	0x8000

A 32 x 32b Register File

