#### MIPS Load & Stores

Pick up a handout

#### **Today's lecture**

- MIPS Load & Stores
  - Data Memory
  - Load and Store Instructions
  - Encoding
  - How are they implemented?

### We need more space!

- Registers are fast and convenient, but we have only 32 of them, and each one is just 32-bits wide.
  - That's not enough to hold data structures like large arrays.
  - We also can't access data elements that are wider than 32 bits.
- We need to add some main memory to the system!
  - RAM is cheaper and denser than registers, so we can add lots of it.
  - But memory can be significantly slower, so registers should be used whenever possible.


#### **Harvard Architecture**

- It's easier to use a Harvard architecture at first, with programs and data stored in separate memories:
- Instruction memory:
  - Contains instructions to execute
  - It is read-only
  - Data memory
    - Contains the data of the program
    - Can be read/written

#### MIPS memory

- MIPS memory is byte-addressable, which means that each memory address references an 8-bit quantity.
- The (original) MIPS architecture can support up to 32 address lines.
  - This results in a  $2^{32}$  x 8 RAM, which would be 4 GB of memory.

#### **Data Memory**




- ADDR specifies the memory location to access
- To write to the memory,
  - when word\_we=1, the 32 bits in DATA\_IN are stored in ADDR
  - when byte\_we =1, DATA[0:7] bits are stored in ADDR.
- To read the memory,
  - word\_we=0 and byte\_we=0. DATA\_OUT are the 32 bits stored in ADDR.

# Loading and storing words


- The MIPS instruction set includes load and store instructions for accessing memory.
- MIPS uses indexed addressing.
  - The address operand specifies a signed constant and a register.
  - These values are added to generate the effective address.
- The MIPS "load woard" instruction lw transfers one word of data from \$12 = Mem [L] + R[43]

  Address the data memory to a register.

The "store word" instruction sw transfers one word of data from a register into main memory.



Memory [0+[[\$3]] = \$12 Address = 0+ 8x10010000



## Loading and storing bytes

The MIPS "load byte unsigned" instruction lbu transfers one byte of register.


\$1? = Me mory [2+R[\$3]] data from the data memory to a register.


lbu \$12, 2(\$3)

The "store byte" instruction sb transfers one byte of data from a register into main memory.


sb \$12, 2(\$3)

Memory [24R[\$3]]= \$12






# Memory [24 [ [\$3]] = \$12



#### Memory alignment

Keep in mind that memory is byte-addressable, so a 32-bit word actually occupies four contiguous locations (bytes) of main memory.



- The MIPS architecture requires words to be aligned in memory; 32-bit words must start at an address that is divisible by 4.
  - 0, 4, 8 and 12 are valid word addresses.
  - 1, 2, 3, 5, 6, 7, 9, 10 and 11 are *not* valid word addresses.
  - Unaligned memory accesses result in a bus error, which you may have unfortunately seen before.
- This restriction has relatively little effect on high-level languages and compilers,
   but it makes things easier and faster for the processor.


```
int a = 10;
int b = 0;
void main() {
   b = a+7;
}
```

```
int a = 10;
int b = 0;
void main() {
   b = a+7;
}
```

.data
a: .word 10
b: .word 0

```
int a = 10;
int b = 0;
void main() {
   b = a+7;
}
```

```
.data
a: .word 10
b: .word 0
.text
main:
    la $4, a
```



# i-clicker.

addi \$5, \$5, 7

\$5, 4(\$4)

```
.data
int a = 10;
int b = 0;
                      a: .word 10
void main() {
                      b: .word 0
   b = a+7;
                      .text
                      main:
                         la $4, a
       $4 = 0x10010000
 A
                                $5, 4($4)
```

lw \$5, 0(\$4)

addi \$5, \$5, 7

sw \$5, 4(\$4)


\$5, 0(\$4)

\$5, 0(\$4)

addi \$5, \$5, 7

lw

SW



```
int a = 10;
int b = 0;
void main() {
   b = a+7;
}
```

```
Data Memory
.data
a: .word 10
                   0 \times 10010000
b: .word 0
                   0x10010001
.text
                   0 \times 10010002
main:
                   0 \times 10010003
  la $4, a
                   0x10010004
                   0x10010005
   lw $5, 0($4)
                   0x10010006
   addi $5, $5, 7
                   0x10010007
   sw $5, 4($4)
```


# Enconding of loads and stores sw \$14 off )

Loads and stores use the I-type format.



- The meaning of the register fields depends on the exact instruction.
  - rs is a source register—an address for loads and stores
  - rt is the destination for load, but a source for store
- The address is a 16-bit signed two's-complement value.
  - It can range from -32,768 to +32,767

# Enconding of loads and stores




address


rt


rs

op




#### load byte implemented





#### store implemented



### Full Machine Datapath – Lab 6

