

# How do we evaluate computer architectures?

- Think of 5 characteristics that differentiate computers?
  - Can some processors compute things that others can't? **No**




# How do we evaluate computer architectures?

---

- Think of 5 characteristics that differentiate computers?

power efficiency  
performance  
cost  
size  
ISA / compatibility  
special hardware  
reliability



# Two notions of performance

Aircraft	DC to Paris	Passengers
747	<u>6 hours</u>	<u>500</u>
Concorde	<u>3 hours</u>	<u>125</u>

← throughput  
← latency

- Which has higher performance?
- From a passenger's viewpoint: **latency** (time to do the task)
  - hours per flight, execution time, response time
- From an airline's viewpoint: **throughput** (tasks per unit time)
  - passengers per hour, bandwidth
- Latency and throughput are often in opposition

# Some Definitions

---

- Relative performance: “x is  $N$  times faster than y”  $\leftarrow$  speedup

$$\frac{\text{Performance}(x)}{\text{Performance}(y)} = N$$

- If we are primarily concerned with latency,

$$\text{Performance}(x) = \frac{1}{\text{Latency}(x)}$$

perf  $\uparrow$  better

- If we are primarily concerned with throughput,

$$\text{Performance}(x) = \text{throughput}(x)$$

# CPU performance

- The obvious metric: how long does it take to run a test program? This depends upon three factors:

1. The number of dynamic instructions  $N$  in the program
  - Executing more instructions tends to take longer.
2. The kind of instructions in the program
  - Some instructions take more CPU cycles than others
  - Let  $c$  be the average number of cycles per instruction (CPI)
3. The time  $t$  per CPU clock cycle (clock-cycle time)

CPU time = Instructions executed  $\times$  CPI  $\times$  Clock cycle time

$$\frac{\text{Seconds}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Clock cycles}}{\text{Instructions}} \times \frac{\text{Seconds}}{\text{Clock cycle}}$$

# The three components of CPU performance

---

- Instructions executed:
  - the **dynamic instruction count** (#instructions actually executed)
  - not the (static) number of lines of code
- Average Cycles per instruction:
  - function of the machine and program
    - $\text{CPI}(\text{floating-point operations}) > \text{CPI}(\text{integer operations})$
    - Improved processor may execute same instructions in fewer cycles
  - Single-cycle machine: each instruction takes 1 cycle ( $\text{CPI} = 1$ )
    - CPI can be  $> 1$  due to memory stalls and slow instructions
    - CPI can be  $< 1$  on **superscalar** machines
- Clock cycle time: 1 cycle = minimum time it takes the CPU to do any work
  - clock cycle time =  $1 / \text{clock frequency}$
  - 500MHz processor has a cycle time of 2ns (nanoseconds)
  - 2GHz (2000MHz) CPU has a cycle time of just 0.5ns
  - higher frequency is usually better

# Execution time, again

$$\text{CPU time} = \text{Instructions executed} \times \text{CPI} \times \text{Clock cycle time}$$

- Make things faster by making any component smaller!

	<u>Program</u>	<u>Compiler</u>	<u>ISA</u>	<u>Organization</u>	<u>Technology</u>
Instruction Executed	<del>X</del>	<del>X</del>	<del>X</del>		
CPI	<del>X</del>	<del>X</del>	<del>X</del>	<del>X</del>	~
Clock Cycle Time	~	~	<del>X</del>	<del>X</del>	<del>X</del>

- Often easy to reduce one component by increasing another

A: Yes      B: No

## Example 1: ISA-compatible processors

- Let's compare the performances two x86-based processors.
  - An 800MHz AMD Duron, with a CPI of 1.2 for an MP3 compressor.
  - A 1GHz Pentium III with a CPI of 1.5 for the same program.
- Compatible processors implement identical instruction sets and will use the same executable files, with the same number of instructions.
- But they implement the ISA differently, which leads to different CPIs.

$$\begin{aligned}\text{CPU time}_{\text{AMD,P}} &= \text{Instructions}_P * \text{CPI}_{\text{AMD,P}} * \text{Cycle time}_{\text{AMD}} \\ &= I * 1.2 * \frac{1}{800 \text{ MHz}} \\ &= \end{aligned}$$

$$\begin{aligned}\text{CPU time}_{\text{P3,P}} &= \text{Instructions}_P * \text{CPI}_{\text{P3,P}} * \text{Cycle time}_{\text{P3}} \\ &= I * 1.5 * \frac{1}{1000 \text{ MHz}} \\ &= \end{aligned}$$



## Example 2: Comparing across ISAs

---

- Intel's Itanium (IA-64) ISA is designed facilitate executing multiple instructions per cycle. If an Itanium processor achieves an average CPI of .3 (3 instructions per cycle), how much faster is it than a Pentium4 (which uses the x86 ISA) with an average CPI of 1?
  - a) Itanium is three times faster
  - b) Itanium is one third as fast
  - c) Not enough information

clock freq