

# Ali HAJIABADI

Postdoctoral Researcher  
ETH Zürich

## CONTACT INFORMATION

ADDRESS: ETZ G 78.2, Gloriastr. 35, 8092 Zürich, Switzerland  
EMAIL: [ahajiabadi@ethz.ch](mailto:ahajiabadi@ethz.ch)  
HOMEPAGE: [ahajiabadi.github.io](https://ahajiabadi.github.io)

## RESEARCH INTERESTS

Systems Security, Hardware/Software Co-design, Computer Architecture, Optimizing Compilers, Formal Methods, Trusted Execution Environments, Microarchitectural Attacks and Side Channels

## EDUCATION

- 2019 - 2024 Doctor of Philosophy in Computer Science  
**National University of Singapore (NUS)**, Singapore  
Thesis: *"Building Efficient and Secure Processors thorough Hardware/Software Co-design"*  
Advisor: Dr. Trevor E. CARLSON
- 2014 - 2019 Bachelor of Science in Computer Engineering  
**Sharif University of Technology**, Tehran, Iran  
Thesis: *"High Concurrency Latency Tolerant Register Files for GPUs"*  
Advisor: Dr. Hamid SARBAZI-AZAD
- 2009 - 2013 Diploma in Physics and Mathematics Discipline  
**Shahid Beheshti High School**, Birjand, Iran  
*Affiliated with the National Organization for the Development of Exceptional Talents (NODET)*

## PROFESSIONAL EXPERIENCE

- JUL. 2024 - PRESENT Postdoctoral Researcher at ETH ZÜRICH, Switzerland  
*Computer Security (COMSEC) Group*  
*Group Lead:* Dr. Kaveh RAZAVI  
*Research:* CPU and DRAM security, novel attacks and defenses for modern computing systems
- AUG. 2019 - JUN. 2024 Graduate Research Assistant at NATIONAL UNIVERSITY OF SINGAPORE, Singapore  
*NUS Computer Architecture (CompArch) Group*  
*Group Lead:* Dr. Trevor E. CARLSON  
*Research:* hardware/software co-design for efficient and secure modern processors
- JUL. 2016 - JUN. 2019 Research Assistant at SHARIF UNIVERSITY OF TECHNOLOGY, Tehran, Iran  
*High Performance Computer Architectures and Networks (HPCAN) Lab*  
*Group Lead:* Prof. Hamid SARBAZI-AZAD  
*Research:* GPU register prefetching via HW/SW co-design and compiler optimizations
- SUMMER 2018 Research Intern at NATIONAL UNIVERSITY OF SINGAPORE, Singapore  
*Group Lead:* Prof. Trevor E. CARLSON  
*Research:* exploring new implementations for out-of-order commit processors

## HONORS & AWARDS

- AUG. 2024 DEAN'S GRADUATE RESEARCH EXCELLENCE AWARD (AY2023/2024).
- JUL. 2024 SCHOOL OF COMPUTING CS PHD THESIS AWARD (Honorable Mention), selected as top five theses.
- JUN. 2024 BEST PAPER AWARD nomination at DAC '24.
- OCT. 2023 Recipient of SOC RESEARCH INCENTIVE AWARD from School of Computing, NUS (\$\$ 2,500 award).
- JAN. 2022 Recipient of STUDENT TRAVEL AWARD from ASPLOS'22 conference.
- AUG. 2021 Recipient of RESEARCH ACHIEVEMENT AWARD from School of Computing, NUS.
- MAR. 2020 Invited talk and travel grant for the 2<sup>nd</sup> Young Architect Workshop at ASPLOS'20, Switzerland.
- FEB. 2019 Recipient of PRESIDENT'S GRADUATE FELLOWSHIP, the most prestigious doctoral fellowship at National University of Singapore (NUS).

SEP. 2014 Ranked 164<sup>th</sup> in Iranian National University Entrance Exam among more than 250,000 students.  
2006/2009 Recognized as talented student in entry exam of NODET for middle school and high school.

## IN-PROGRESS WORK

**Ali Hajiabadi**, Trevor E. Carlson

*Providing High-Performance Execution with a Sequential Contract for Cryptographic Programs.*

► A hardware/software mechanism to protect constant-time cryptographic programs against Spectre-type attacks via disabling the branch predictor and redirecting fetch based on a strong and sequential security contract.  
[arXiv Paper](#)

Yun Chen\*, **Ali Hajiabadi\***, Romain Poussier, Andreas Diavastos, Shivam Bhasin, Trevor E. Carlson

*Mitigating Power Attacks through Fine-Grained Instruction Reordering.*

\*Joint first-authors with equal contribution.

► Proposing a novel criticality-aware and non-deterministic instruction scheduling for out-of-order processors to resist power analysis attacks.  
[arXiv Paper](#)

## PEER-REVIEWED PUBLICATIONS

- |          |  |
|----------|--|
| DAC'24   | <b>Ali Hajiabadi</b> , Trevor E. Carlson<br><i>CONJURING: Leaking Control Flow via Speculative Fetch Attacks.</i><br>Proceedings of 61 <sup>st</sup> ACM/IEEE Design Automation Conference (DAC 2024), June 2024. Acceptance rate: 337/1465 = 23.0%<br>★ <i>Best Paper Award Nominee</i> (5/337 = 1.5%)<br>► Proposing a new and practical variant of speculative fetch attacks that enables unprivileged attackers to leak control flow information of victims, without requiring priming a side channel.   |
| DAC'24   | <b>Ali Hajiabadi</b> , Archit Agarwal, Andreas Diavastos, Trevor E. Carlson<br><i>LEVISO: Efficient Compiler-Informed Secure Speculation.</i><br>Proceedings of 61 <sup>st</sup> ACM/IEEE Design Automation Conference (DAC 2024), June 2024. Acceptance rate: 337/1465 = 23.0%<br>► Efficient and comprehensive mitigation for speculative execution attacks through compiler-informed hints about true branch dependencies to restrict execution of speculative instructions only if necessary.  |
| HPCA'24  | Yun Chen*, <b>Ali Hajiabadi*</b> , Trevor E. Carlson<br><i>GADGETSPINNER: A New Transient Execution Primitive using the Loop Stream Detector.</i><br>Proceedings of 30 <sup>th</sup> IEEE International Symposium on High-Performance Computer Architecture (HPCA 2024), March 2024. Acceptance rate: 75/410 = 18.3%<br>*Joint first-authors with equal contribution.<br>► Analyzing and discovering vulnerabilities of the Loop Stream Detector (LSD) in Intel CPUs that enables cross-core transient execution attacks without requiring branch mistraining/poisoning.<br><a href="#">Paper</a>   <a href="#">Artifact</a> |
| HPCA'24  | Yun Chen, <b>Ali Hajiabadi</b> , Lingfeng Pei, Trevor E. Carlson<br><i>PREFETCHX: Cross-Core Cache-Agnostic Prefetcher-Based Side-Channel Attacks.</i><br>Proceedings of 30 <sup>th</sup> IEEE International Symposium on High-Performance Computer Architecture (HPCA 2024), March 2024. Acceptance rate: 75/410 = 18.3%<br>► Extensive reverse-engineering of an undocumented Intel prefetcher, called XPT (an LLC miss predictor) that enables cross-core cache-agnostic side and covert channels.<br><a href="#">Paper</a>   <a href="#">Artifact</a>  |
| ICCAD'23 | Arash Pashrashid, <b>Ali Hajiabadi</b> , Trevor E. Carlson<br><i>HIDFIX: Efficient Mitigation of Cache-based Spectre Attacks through Hidden Rollbacks.</i><br>Proceedings of 42 <sup>nd</sup> IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2023), November 2023. Acceptance rate: 172/768 = 22.4%<br>► Co-designing detection and mitigation to defend cache-based Spectre with no performance overhead; extensive study of existing detection/mitigation combinations and proposing attacks to bypass them.<br><a href="#">Paper</a>   |
| ICCAD'22 | Arash Pashrashid, <b>Ali Hajiabadi</b> , Trevor E. Carlson<br><i>Fast, Robust and Accurate Detection of Cache-based Spectre Attack Phases.</i><br>Proceedings of 41 <sup>st</sup> IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2022), November 2022. Acceptance rate: 132/586 = 22.5%<br>► (1) Demonstrating different attacks bypassing ML-based detectors for Spectre attacks; (2) proposing an efficient, accurate, robust, and timely mechanism to detect cache-based Spectre attack phases.<br><a href="#">Paper</a>   <a href="#">Github</a>  |

ASPLOS'21	<p><b>Ali Hajiabadi</b>, Andreas Diavastos, Trevor E. Carlson  <b>NOREBA: A Compiler-Informed Non-speculative Out-of-Order Commit Processor.</b>          Proceedings of 26<sup>th</sup> ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2021). April 2021. Acceptance rate: 75/398 = 18.8%          ► <i>A hardware/software co-design that compiler informs the hardware about true branch dependencies enabling safe and non-speculative out-of-order commit of instructions improving efficiency.</i>  <a href="#">Paper</a>   <a href="#">Extended Abstract</a>   <a href="#">Short Slides</a>   <a href="#">Short Talk</a>   <a href="#">Slides</a>   <a href="#">Full Talk</a></p>
TOCS'21	<p>Mohammad Sadrosadati, Amirhossein Mirhosseini, <b>Ali Hajiabadi</b>, Seyed Borna Ehsani, Hajar Fala-hati, Hamid Sarbazi-Azad, Mario Drumond, Babak Falsafi, Rachata Ausavarungnirun, Onur Mutlu  <b>Highly Concurrent Latency-tolerant Register Files for GPUs.</b>          In ACM Transactions on Computer Systems (TOCS), 2021.          ► <i>A hardware/software co-operative design for register prefetching in GPUs. The compiler constructs the prefetch sets and ensures minimal register bank conflicts via register renumbering.</i>  <a href="#">arXiv Paper</a></p>
CGO'21	<p>Harish Patil, Alexander Isaev, Wim Heirman, Alen Sabu, <b>Ali Hajiabadi</b>, Trevor E. Carlson  <b>ELFies: Executable Region Checkpoints for Performance Analysis and Simulation.</b>          Proceedings of 19<sup>th</sup> IEEE International Symposium on Code Generation and Optimization (CGO 2021), March 2021. Acceptance rate: 31/89 = 34.8%          ► <i>Proposing a set of tools to generate checkpoint executables of the regions of interest of applications, called ELFies. ELFies run natively and can be used for detailed analysis in other tools and simulators.</i>  <a href="#">Paper</a>   <a href="#">Github</a></p>

## TEACHING EXPERIENCE

---

### ► ETH Zürich, Switzerland

FALL 2024	<p><b>Teaching Assistant</b>  <i>Course:</i> BSc Computer Engineering  <i>Instructor:</i> Prof. Kaveh Razavi</p>
-----------	--

### ► National University of Singapore, Singapore

SPRING 2020 and SPRING 2021	<p><b>Teaching Assistant, Tutorial Instructor</b>  <i>Course:</i> CS2106 Introduction to Operating Systems  <i>Instructor:</i> Prof. Djordje Jevdjic</p>
--------------------------------	--

### ► Sharif University of Technology, Tehran, Iran

SPRING 2017	<p><b>Teaching Assistant, Assignments/Projects Assistant</b>  <i>Course:</i> CE323 Computer Architecture  <i>Instructor:</i> Prof. Hamid Sarbazi-Azad</p>
FALL 2017 and FALL 2018	<p><b>Teaching Assistant, Tutorial Instructor, Assignments/Projects Assistant</b>  <i>Course:</i> CE453 Real-Time Systems  <i>Instructor:</i> Prof. Amirhossein Jahangir</p>

## SERVICES

---

NOV. 2023	<b>Heavy Shadow PC member</b> at 19 <sup>th</sup> European Conference on Computer Systems (EuroSys 2024).
OCT. 2022	<b>Shadow PC member</b> at 18 <sup>th</sup> European Conference on Computer Systems (EuroSys 2023).
MAR. 2022	<b>Mentor in the Meet-a-Senior-Student program</b> at 27 <sup>th</sup> International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2022), Lausanne.
JUN. 2021	<b>Student Volunteer</b> at 42 <sup>nd</sup> International Conference on Programming Language Design and Implementation (PLDI 2021), Virtual.

## RESEARCH MENTORING

---

2020 - 2024	Yun Chen, PhD Student at NUS Advised by Trevor E. Carlson
2021 - 2023	Arash Pashrashid, PhD Student at NUS Advised by Trevor E. Carlson
2021 - 2023	Archit Agarwal, Research Assistant at NUS
2020 - 2021	Vernon Pang, Undergraduate Student at NUS

## TALKS

---

MAR. 2024	<p><b>Will CPUs Be Free of Spectre? Dark Side and Light Side of the Battle</b>          ETH Zürich, COMSEC Group, Zürich, Switzerland.</p>
MAR. 2024	<p><b>GADGETSPINNER: A New Transient Execution Primitive using the Loop Stream Detector</b>          Int. Symposium on High-Performance Computer Architecture (HPCA 2024), Edinburgh, Scotland.</p>

- AUG. 2021 **NOREBA: A Compiler-Informed Non-speculative Out-of-Order Commit Processor**  
*Computing Research Week, School of Computing (NUS), Virtual.*
- APR. 2021 **NOREBA: A Compiler-Informed Non-speculative Out-of-Order Commit Processor**  
*Int. Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2021), Virtual.*
- FEB. 2021 **Accelerating HPC applications with Out-of-Order Commit Processors**  
*Free and Open source Software Developers' European Meeting (FOSDEM 2021), HPC, Big Data, and Data Science track, Virtual.*
- MAR. 2020 **Speculation-Free Out-of-Order Commit**  
*2<sup>nd</sup> Young Architect Workshop at the 25<sup>th</sup> International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2020), Virtual.*

## SKILLS

---

PROGRAMMING LANGUAGES:	C, C++, Python, bash, and familiar with Java, Matlab, Scala
INSTRUCTION SET ARCHITECTURES:	x86, Arm, RISC-V
SCIENTIFIC TOOLS:	LLVM Compiler Infrastructure, gem5 Simulator, Sniper Simulator, Intel Pin, DynamoRIO
TYPESETTING:	L <sup>A</sup> T <sub>E</sub> X, Microsoft Word