

## COMPUTER ORGANIZATION


### UNIT-II: THE MEMORY SYSTEM

#### 1. Basic Concepts:

The maximum size of the memory that can be used in any computer is determined by the addressing scheme.

Address	Memory Locations
16 Bit	$2^{16} = 64 \text{ K}$
32 Bit	$2^{32} = 4 \text{ G (Giga)}$
40 Bit	$2^{40} = \text{IT (Tera)}$

**Fig: Connection of Memory to Processor:**



If MAR is  $k$  bits long and MDR is  $n$  bits long, then the memory may contain upto  $2^k$  addressable locations and the  $n$ -bits of data are transferred between the memory and processor.

This transfer takes place over the processor bus.

The processor bus has,

- Address Line
- Data Line
- Control Line (R/W, MFC – Memory Function Completed)

The control line is used for co-ordinating data transfer.

The processor reads the data from the memory by loading the address of the required memory location into MAR and setting the R/W line to 1.

The memory responds by placing the data from the addressed location onto the data lines and confirms this action by asserting MFC signal.

Upon receipt of MFC signal, the processor loads the data onto the data lines into MDR register.

## COMPUTER ORGANIZATION

The processor writes the data into the memory location by loading the address of this location into MAR and loading the data into MDR sets the R/W line to 0.

- Measures for the speed of a memory:
  - memory access time.
    - It is the time that elapses between the initiation of an Operation and the completion of that operation.
  - memory cycle time.
    - It is the minimum time delay that required between the initiation of the two successive memory operations.

### **RAM (Random Access Memory):**

In RAM, if any location that can be accessed for a Read/Write operation in fixed amount of time, it is independent of the location's address.

### **Cache Memory:**

It is a small, fast memory that is inserted between the larger slower main memory and the processor.

It holds the currently active segments of a program and their data.

### **Virtual memory:**

The address generated by the processor does not directly specify the physical locations in the memory.

The address generated by the processor is referred to as a virtual / logical address.

The virtual address space is mapped onto the physical memory where data are actually stored.

The mapping function is implemented by a special memory control circuit is often called the memory management unit.

Only the active portion of the address space is mapped into locations in the physical memory.

The remaining virtual addresses are mapped onto the bulk storage devices used, which are usually magnetic disk.

As the active portion of the virtual address space changes during program execution, the memory management unit changes the mapping function and transfers the data between disk and memory.

Thus, during every memory cycle, an address processing mechanism determines whether the addressed in function is in the physical memory unit.

If it is, then the proper word is accessed and execution proceeds. If it is not, a page of words containing the desired word is transferred from disk to memory.

This page displaces some page in the memory that is currently inactive.