# AMERICAN INTERNATIONAL UNIVERSITY BANGLADESH Faculty of Engineering

#### **Laboratory Report Cover Sheet**

Faculty comments



Students must complete all details except the faculty use part.

| Please submit all reports to your subject superviso   | r or the office of the concerned facult  | y.  |  |  |  |
|---|--|---|--|--|--|
|   |  | <b>'</b>  |  |  |  |
| Laboratory Title: Designing Multiplexere Experiment Number: 04 Due Date: 26.10.   | and Demultiplexen, Encoden   | and Decoden cinus   |  |  |  |
| Experiment Number: 04 Due Date: 26.10.  | 22 Semester:   |   |  |  |  |
| Subject Code: EEE Subject Name: Digital   | Logic and Concesity. Section:  | T   |  |  |  |
| Course Instructor: Dn. Mohammad Shidyjamar  |  | 1   |  |  |  |
| Die Holland Still fact  | ,  |   |  |  |  |
| <ol> <li>Declaration and Statement of Authorship:         <ol> <li>I/we hold a copy of this report, which can be produced if</li> <li>This report is my/our original work and no part of it has any other source except where due acknowledgement is any other source and is any other source and is a seen authorized by the lecturer/teacher concerned and is</li> <li>I/we have not previously submitted or currently submitted.</li> <li>I/we have not previously submitted or currently submitted.</li> </ol> </li> <li>I/we have not previously submitted or currently submitted.</li> <li>I/we give permission for a copy of my/our marked comparison, including review by external examiners.</li> <li>I/we understand that</li> <li>Plagiarism is the presentation of the work, idea or creat form of cheating and is a very serious academic offer Plagiarized material can be drawn from, and present electronic data, and oral presentations. Plagiarism of appropriately cited.</li> </ol> <li>Enabling plagiarism is the act of assisting or allowing any other source.</li> | s been copied from any other student's work made.  ny other person except where such collabor clearly acknowledged in the report.  ng this work for any other course/unit.  npared and archived for the purpose of work to be retained by the School for re- tion of another person as though it is your of nce that may lead to expulsion from the I tted in, written, graphic and visual form, ccurs when the origin of the material u   | detecting eview and ewn. It is a Jniversity, including sed is not |  |  |  |
| Group Number (if applicable): 04 Indiv  | idual Submission Group Sub   | mission   |  |  |  |
| No. Student Name  | Student Number   Student Signature   | Date  |  |  |  |
| Submitted by:   | - State of State of Control of Co | Date  |  |  |  |
| 1 Sakib Ahmed Sarware   | 19-39375-1 Asawar  | 26.10.22  |  |  |  |
| Group Members: 7 Akash Bhodra   | 19-39995-1 Akash   | 26.10.22  |  |  |  |
| 2 Rahman, Mohammed Moffzun  | 19-40120-1 M. Rahmon   | 26-10-22  |  |  |  |
| 3 MD. Ahasannul Islam   | 19-40396-1 Ahasanul  | 26.10.22  |  |  |  |
| 4 Laga, Summya Akhtere  | 20-42699-1 Sammyo  | 26.10.22  |  |  |  |
| 5 Rifat, Md. Johina Islam   | 20-41888-1 Rifet   | 26.10.22  |  |  |  |
| 6. Rowzata Jannat   | 20-43976-2 Bannat  | 26.10.22  |  |  |  |
| For faculty use only:   | For faculty use only: Total Marks: Marks Obtained:   |   |  |  |  |
| 1   |  |   |  |  |  |

# Tille: Designing Multiplexer (MUX) and Demultiplexer (Danux), Encoder and Decoder Circuits.

Introduction: In this experiment students will learn how to degign and implement multiplexer (Mux) and demultiplexers (DeMux) of different sizes using bosic logic gates. They will also learn how to construct bigger multiplexer using smaller multiplexer. Students will also construct encoder and decoder circuits. Encoder and decoder circuits. Encoder and decoder circuits are very useful in information transmission, conversion, compression and maintaining the secrecy of any information.

# Theory and Methodology:

Part 1: Multiplexer and Demultiplexer

A miltiplexer (or mux) is a device that selects one of several input, and forwards the selected input into a single line. A multiplexer of 2<sup>n</sup> inplts has an selection line, which are used to select which input has to be sent to the about. A multiplexer is also called a data selector.

A demultiplexer (or demux) is a device taking a single input and selecting one of many data-output-lines, which is connected to the single input.

## Multiplexer:

In computer system, it is often necessary to choose data from exactly one of a number of possible sources. Suppose that there are four sources of data, provided as imput signals Do, Di, Dr and Dr. The valver of these signals change in time, perhaps at regular intervals. We want to design a circuit that produces an output that has the same value as either Do or DI or DI or DI. dependent on the values of two selection pins SI and So. Here the number of selection pin is two. Four combinations are possible using these two selection pins SI and So, susch as (si, So)= (0,0), (0,1), (1,0), (1,1). Each combination is dedicated for each input. Let us consider the output varioble is f, Now if S, = 0 and So = 0 then f = Do, if  $S_1 = 0$  and  $S_0 = 1$  then  $f' = D_1$ , if  $S_1 = 1$  and  $S_0 = 0$ then f. Dz and if Si= | and So= | thenf= D3.

It is important to know that there is a relationship between the number of input and the number of selection pin of a Mux is n, then maximum 2" inputs are possible for that Mux.

And the Mux will be called as 2" to I line Mux.

The Mux we are going to design is a 461 Mux. There could be also 2 to 1 Mux, 8 to 1 Mux, 16 to 1 Mux etc.

For our design, there are 9 inputs and 2 selection play. So achally we have 6 inputs. Now if we draw the truth table for 6 different inputs, there will be 69 input combinations, But fortunately we can do it in a more convenient way as given below.

Table: 1

| Sı | So | f  |
|----|----|----|
| 0  | 0  | Do |
| 0  | 1  | Dı |
| 1  | 0  | Dr |

| 1 | 0 | 0 | O | Dim | 0   |
|---|---|---|---|-----|-----|
| l | ı | 0 | 0 | 0   | Din |

From the anobe frust table we can write the functions for Do, Di, Dz and Dz as given bolow.

$$D_1 = S_{\overline{1}}S_0 D_{in}$$
 — (3)

$$D_0 = 5150Din - (5)$$

The circuit for 1 to 4 line demox is given below.




Fig2: 1 to 9 Demultiplexer

It is also possible to construct 9 to 1 multiplexer (and 1 to 9 demultiplexer) using 2 to 1 multiplexers (1 to 2 demultiplexers) only. Figure 3 and Figure 4 show the construction of 4 to 1 multiplexer using 2 to 1 multiplexers and 1 to 9 demultiplexer using 1 to 2 demultiplexers only.




Figure 3; 9 to 1 multiplexer using 2 to 1 multiplexen




figure 4: 1 to 4 demultiplexer using 1 to 2 demultiplexers.

# Part 2: Encoder and Decider;

An encoder is a device or a circuit that coments information from one formate or code to another. A decider does the reverse operation of the encoder. If unders the exceding so that the original information can be retrieved. Both the encoder and decider are combinational circuits.

Frieding and deciding are very widely used ideas,
They have applications in electronic circuits, software
programs, medical devices, belecommunication and many others.
In this experiment a very basic 2 to 4 line decoder
and a decimal to BCD encoder will be constructed.

A decoder can convert binary information from n
input lines to maximum of 2n unique output
lines. The 2 to 4 line decider will take inputs
from two lines and convert them to 4 lines.




Fig 1: 2 to 9 line decoder

The expressions for implementing 2-to-4 line decoder-

DO = A'B'

01 = A'B


D2 = AB'

D3 = AB

Truth table for 2-4 19ne decoder is given below-

|  | A | G | DO | DI  | D2 | D3 |
|--|---|---|----|-----|----|----|
|  | 0 | 0 | 1  | O   | 0  | ٥  |
|  | 0 | 1 | 0  | 1   | 0  | 0  |
|  | 1 | 0 | 0  | ٥ . | 1  | O  |
|  | 1 | 1 | 9  | 0   | 0  | l  |
|  |   |   |    |     |    |    |

A decimal to BCD encoder converts a decimal number into Binary Coded Decimal (BCD).



The expressions for implementing the decimal to BCD encoder-

Yo = DI + D3 + D5 +D7 +D9

Y1 = D2 + D3 + D6 + D7

X2 = D4 + D5 + D6 + D7

Y3 = D8 + D9

Truth table for decimal to BCD encoder is given below-40 72  $\lambda$ I У3 Dec. Q 0 Ó  $\circ$ DO 0 0 1 0 DI 0 0 0 D2 0 0 03 0 ١  $\bigcirc$ D4 0 1 0 DS 0 Ô l ١ 06 0 D7 0 0 0 -DB  $\bigcirc$ Ō 1 09

## Priority Encoder:

A priority encoder is a cincuit to on algorithm that compresses multiple binary inputs into a smaller number of outputs. The output of a priority encoder is the binary representation of the original number starting from zero of the most significant input bit. They are of then used to control interrupts requests by acting on the highest priority request. If two or more inputs are given at the same time, the input having the pro-highest priority will take precedence.

In this experiment a 4-to 2 priority encoder with a priority sequence of 2,1,3,0 has been shown. It means, in this priority encoder 2 has the highest priority and 0 has the lowest. If 2 is high then other numbers are ignored and output would be binary representation of 2, i.e., XIX0=10. If 2 is found to be low, then next priority is given no 1.




Fig 3: 4-to 2 preforety encoder with a prejority sequence of 2,1,3,0

The expressions for implementing the above priority encoder-

YO = A2'. A1 + A3. A2'. A1'

Y1 = A2 + A3.A2'. A1'

Truth table for this priority encoder is given below-

| A 3 | A2 | AI | Ao | ΥI | Yo |
|-----|----|----|----|----|----|
| X   | İ  | ×  | ×  | 1  | O  |
| ×   | 0  | 1  | ×  | 0  | 1  |
| 1   | 0  | 0  | ×  | l  | 1  |
| Ò   | 0  | ٥  | 1  | 0  | 0. |

### Apparatus:

- 1. NOT Gate 1C 7404
- 2. AND Gate 1C 7408
- 3. OR Gate 5 input OR
  - 4 input OR
  - 2 Input OR

#### Precautions:

- 1. Making sure that all the LED's and the toggle switches of the trainer board are working properly.
- 2. We have to be careful about shorting any connection.

## Experimental Procedures

- 1. Connect the concept according to the figures.
- 2. Using the toggle switches on the trainer board for providing input signal to the circuits.
- 3. Apply the input signals and observe and note the connesponding output signals.

#### Results and Discussion ;

In this experiment we have learned to design and implement multiplexens and demultiplexens using basic logic gates. The overcall negult was satisfactory but putting the circuit together was a bit tricky. To begin we had to understand multiplexen, demultiplexen, encoden and decoden. Then, without trying for a couple of times we have successfully construed the circuit on bread board. Finally the results were used to verify our fruth-table, and they all matched

#### Reference:

http. www. tutorials point. com/ computer - logical - organization. htm. lab manual -4