

AmirHossein AZARABADI

PERSONAL INFORMATION

PHONE: +98 (912) 676 2710
EMAIL: a.azarabadi@gmail.com
WEBSITE: ahazarabadi.github.io

RESEARCH INTERESTS

Embedded Systems
Cyber-Physical Systems
FPGAs and Reconfigurable Computing
Circuit Design
Signal Processing
Internet of Things (IoT)

EDUCATION

2014–PRESENT	B.Sc. in COMPUTER ENGINEERING, SHAHID BEHESHTI UNIVERSITY, Tehran, Iran Major: Computer System Architecture GPA: 17.1/20
2007–2014	Diploma in Physics and mathematics Diploma at ROUZBEH HIGH SCHOOL, Tehran, Iran GPA: 19/20

B.Sc. THESIS

Design and implement a sound source localization system using a microphone array on MAX10 FPGA

SUPERVISORS *Dr. Attarzadeh Niaki, Dr. Shekofteh*

DESCRIPTION Design of a sound source localization system by using 6 microphones which are placed in a round shape panel. The Signal processing part is done by the MAX 10 NEEK platform using NIOS II soft processor. All microphones were sampled at 100KHz using MAX 10 ADC and this data is processed to determine difference between Time of Arrivals (ToAs) which comes handy in calculating the exact position of a sound source.

PROFESSIONAL EXPERIENCES

SPRING 2018-FALL 2018	Hardware Design Intern, on the project of ECG signal processing, <i>Novin Tarasheh Alborz, Tehran, Iran</i>
SUMMER 2017-SPRING 2018	Executive manager, <i>Nik Fanavaran Plasma</i> , Pounak, Tehran, Iran
SPRING 2018-PRESENT	Hardware Design Team senior member, <i>Shahid Beheshti University, Tehran, Iran</i>
SUMMER 2015-FALL 2016	Hardware Design Intern, <i>Ghadir CO.</i> , Motahari, Tehran, Iran

PROJECTS

THERMOMETER	Design and program the system that automatically controlled heater by measuring temperature (C, AVR)
SMART INSULIN INJECTION PEN	Smart device for diabetes disease which is connect to smart phones (ARM),(Sensor Fusion)
<i>Course Projects</i>	
MANO CPU	Implementing Mano CPU using a hardware description language (VHDL)(Design Vision)
SBU-WIRELESS NETWORK PLAYER	A Network based player which up to 10 devices can connect and play the same song (Java, Multi threaded)
SBU-VOWEL DETECTOR	A Designing and implementing a system that detects vowels in a voice and prints the results on a LCD (Arduino, AVR, Signal Processing))
SBU-PROCESSOR	A 8 bit, 5 stage pipelined micro-processor (Verilog)
SBU-CHESS	Multiplayer chess game over local network (Java)

TEACHING EXPERIENCES

Teaching Assistant

ADVANCED PROGRAMMING	Dr. Vahidi Asl , Spring '16
DATA STRUCTURES	Dr. Abin , Fall '16
COMPUTER ARCHITECTURE	Dr. Attarzadeh Niaki , Spring '17
MICROPROCESSORS	Dr. Attarzadeh Niaki , Fall '17, Spring '18

Leading Instructor

HIGH SCHOOL MATHEMATICS	Fall '16 , spring '17
HIGH SCHOOL PHYSICS	Fall '16 , spring '17

LANGUAGES

PERSIAN:	Native
ENGLISH:	Professional proficiency

COMPUTER SKILLS

Micro Controllers:	ASSEMBLY 8051/8086 (C , C++), ARM, AVR
Hardware Design:	FPGA, VERILOG, VHDL
Simulation and Design Software:	MATLAB, SIMULINK, PROTEUS, QUARTUS, ISE MODELSIM
Qsys:	INTEL NIOSII, HARDWARE DESCRIPTION
Parallel Programming:	HARDWARE DESIGN
Circuit analysis tool:	PSPICE, HSPICE
Web Tools:	WORDPRESS, HTML , CSS
Microsoft Office:	WORD, EXCEL , ACCESS
Miscellaneous:	L ^A T _E X

HOBBIES AND INTERESTS

FOOTBALL
VIDEO GAMES
MUSIC
MOVIES

Notable Courses in HARDWARE ENGINEERING

Grades

COURSE	GRADE
Microprocessors (Highest score in a class of 40 students)	19
Computer Architecture (Highest score in a class of 30 students)	18
Logic Circuits	16.75
Advanced Programming	19.38
Operating Systems	19
Data Transmission	17.75
Electrical circuits	18
Embedded Real-Time Systems	16
Computer Network	17
Computer Architecture Lab	16
Microprocessors Lab	16
Hardware Modeling using VHDL	15