```
MODULE ParReach
```

This module describes an algorithm that is a multiprocess implementation of the algorithm in module *Reachable*. You should understand that algorithm before reading further in this module.

Here, this module's algorithm will be called the parallel algorithm and module Reachable's algorithm will be called Misra's algorithm. The parallel algorithm computes the same thing as Misra's algorithm – namely, it terminates if and only if the set of nodes reachable from Root is finite, in which case the variable marked equals that reachable set when the algorithm terminates. The parallel algorithm does this by implementing Misra's algorithm under a refinement mapping such that

- The parallel algorithm's marked variable implements the Misra algorithm's variable of the same name.
- The parallel algorithm has terminated if and only if Misra's algorithm has.

EXTENDS Reachability; Integers; FiniteSets

The $\it Misra$ algorithm's constants $\it Nodes$ and $\it Succ$ are imported from module Reachability. Its $\it Root$ constant is declared here, as is the set $\it Procs$ of processes that execute the parallel algorithm. CONSTANT $\it Root$: $\it Procs$

```
ASSUME RootAssump \triangleq Root \in Nodes
ASSUME ProcsAssump \triangleq \land Procs \neq \{\}
\land IsFiniteSet(Procs)
```

 $Reachable \triangleq ReachableFrom(\{Root\})$

This definition is copied from module *Reachable*. (We don't want to extend that module because it would lead to name conflicts with the TLA+ translation of the algorithm in this module.)

The algorithm executed by each process is the same as Misra's algorithm, except that where the Misra algorithm adds to marked a node v in vroot and adds the nodes in Succ[v] to vroot in a single step, the parallel algorithm first adds v to marked and then adds the nodes in Succ[v] one at a time to vroot in separate steps.

Note that one process can add node v to marked, and then another process can remove v from vroot before the first process has added any nodes in Succ[v] to vroot. This implies that a process can find vroot equal to $\{\}$ and terminate before marked contains all the nodes reachable from Root. This doesn't affect correctness of the parallel algorithm because, as long as marked doesn't contain all the nodes it should, there will be at least one process that hasn't terminated. However, it can cause inefficiency because processes can terminate while there is still useful work for them to do. In practice, the evaluation of the test $vroot \neq \{\}$ can be implemented in a way that makes it impossible or perhaps very unlikely to obtain the value FALSE if there are still nodes being added to vroot. Devising such an implementation is a nice exercise that will not be discussed here.

Here is the algorithm's PlusCal code. The initial values of the process-local variables u and toVroot don't matter. It's always a good idea to make them "type correct", and the initial value of toVroot is an obvious choice that also makes the refinement mapping a little simpler.

```
--algorithm ParallelReachability f

variables marked = \{\}; vroot = \{Root\};

fair process ( p \in Procs )

variables u = Root; to Vroot = \{\};

f : a: while (vroot \neq \{\})
```

```
with ( v \in vroot ) f u := v g;
           b: if ( u \in marked )
                  f \quad marked := marked \cup \{u\};
                         toVroot := Succ[u];
                    c: while ( to Vroot \neq \{\} )
                           f with ( w \in toVroot ) f
                                vroot := vroot \cup \{w\};
                                toVroot := toVroot \setminus \{w\} g
                else f \ vroot := vroot \setminus \{u\} \ g
          g
     g
 g
Here is the TLA+ translation of the PlusCal code.
 BEGIN TRANSLATION
VARIABLES marked; vroot; pc; u; to Vroot
vars \triangleq \langle marked; vroot; pc; u; to Vroot \rangle
ProcSet \triangleq (Procs)
Init \stackrel{\triangle}{=} Global variables
           \land marked = \{\}
           \land vroot = \{Root\}
            Process p
           \land u = [self \in Procs \mapsto Root]
           \land toVroot = [self \in Procs \mapsto \{\}]
           \land pc = [self \in ProcSet \mapsto "a"]
a(self) \stackrel{\triangle}{=} \wedge pc[self] = \text{``a''}
               \land IF vroot \neq \{\}
                       THEN \land \exists v \in vroot:
                                    u' = [u \text{ EXCEPT } ![self] = v]
                                \land pc' = [pc \text{ EXCEPT } ! [self] = \text{"b"}]
                       ELSE \land pc' = [pc \text{ EXCEPT } ! [self] = "Done"]
                               \wedge u' = u
               \land UNCHANGED \langle marked; vroot; to Vroot \rangle
b(self) \stackrel{\triangle}{=} \wedge pc[self] = "b"
               \land IF u[self] \in marked
                      THEN \land marked' = (marked \cup \{u[self]\})
                                \land toVroot' = [toVroot EXCEPT ! [self] = Succ[u[self]]]
                                \land pc' = [pc \text{ EXCEPT } ![self] = \text{``c''}]
                                \land vroot' = vroot
```

```
ELSE \land vroot' = vroot \setminus \{u[self]\}
                                    \land pc' = [pc \text{ EXCEPT } ![self] = \text{``a''}]
                                    \land UNCHANGED \langle marked : to Vroot \rangle
                 \wedge u' = u
c(self) \triangleq \wedge pc[self] = \text{``c''}
                 \land IF toVroot[self] \neq \{\}
                          THEN \wedge \exists w \in toVroot[self]:
                                          \land vroot' = (vroot \cup \{w\})
                                          \land to Vroot' = [to Vroot \ EXCEPT \ ![self] = to Vroot[self] \setminus \{w\}]
                                    \land pc' = [pc \text{ EXCEPT } ! [self] = \text{``c''}]
                         ELSE \wedge pc' = [pc \text{ EXCEPT } ! [self] = "a"]
                                    \land UNCHANGED \langle vroot; to Vroot \rangle
                 \land UNCHANGED \langle marked; u \rangle
p(self) \stackrel{\Delta}{=} a(self) \vee b(self) \vee c(self)
Next \stackrel{\Delta}{=} (\exists self \in Procs : p(self))
                 V Disjunct to prevent deadlock on termination
                    (\forall self \in ProcSet : pc[self] = "Done") \land UNCHANGED vars)
Spec \stackrel{\triangle}{=} \wedge Init \wedge \Box [Next]_{vars}
              \land \forall self \in Procs : WF_{vars}(p(self))
Termination \stackrel{\triangle}{=} \lozenge(\forall self \in ProcSet : pc[self] = "Done")
```

END TRANSLATION

The formula Inv defined below is the inductive invariant needed to prove that the parallel algorithm implements the safety part of Misra's algorithm. In addition to type correctness, it asserts two simple relations between the values of the local variables u and toVroot and the control state of the process:

```
- to Vroot = \{\} except when control is at c
```

- u is in $vroot \cup marked$ when control is at b. This is invariant because u is an element of vroot when control arrives at b, and an element is removed from vroot only after it is added to marked.

The fact that such a simple invariant is needed to prove that each step of the parallel algorithm implements a step allowed by Misra's algorithm means that the easiest way to show that the parallel algorithm is correct, given the correctness of Misra's algorithm, is to show that it implements Misra's algorithm.

To define a refinement mapping from states of the parallel algorithm to states of Misra's algorithm, we must define the expressions in this module that represent the values of the Misra algorithm's variables. The value of the variable marked of Misra's algorithm is represented by the value of variable marked of the parallel algorithm. The values of the variables vroot and pc of Misra's algorithm are represented by the expressions vrootBar and pcBar defined below.

For the parallel algorithm to implement Misra's algorithm under this refinement mapping, the same b step that adds node u to marked must also add Succ[u] to vrootBar. The c steps that move individual elements of Succ[u] from toVroot must leave vrootBar unchanged. (Those steps implement stuttering steps of Misra's algorithm.) This leads us to the following definition of vrootBar.

```
vrootBar \stackrel{\triangle}{=} vroot \cup union \{to Vroot[i] : i \in Procs\}
```

Since the variable pc of Misra's algorithm always equals a" or Done, and we want it to equal Done if and only if the parallel algorithm has terminated, the definition of pcBar is obvious.

```
pcBar \stackrel{\Delta}{=} \text{IF } \forall \ q \in Procs : pc[q] = \text{"Done" THEN "Done" ELSE "a"}
```

```
R \stackrel{\Delta}{=} \text{INSTANCE } Reachable \text{ WITH } vroot \leftarrow vrootBar; pc \leftarrow pcBar
```

For every definition Op in module Reachable, this statement defines the operator R! Op in the current module to have as its definition the expression obtained from the definition of Op in module Reachable by substituting vrootBar for vroot and pcBar for pc.

The following theorem is the TLA+ assertion of the statement that the parallel algorithm implements Misra's algorithm under the refinement mapping defined above. It can be checked by TLC for models large enough to make us reasonably confident that it is correct. (To check it, use models with behavior specification spec that check the temporal property R!Spec.)

```
THEOREM Spec \Rightarrow R!Spec
```

By the definition of formula *Spec* of module *Reachable*, this theorem follows from the following two theorems, the first showing that the parallel algorithm implements the safety part of *Misra*'s algorithm (which implies partial correctness) and the second showing that it implements the fairness part of that algorithm (which implies termination). Module *ParReachProofs* contains a *TLAPS* checked proof of the first theorem.

```
THEOREM Spec \Rightarrow R!Init \land \Box [R!Next]_R!vars
THEOREM Spec \Rightarrow WF_R!vars(R!Next)
```

- \ * Modification History
- * Last modified Sun Apr 14 16:53:23 PDT 2019 by lamport
- * Created Mon Apr 08 10:48:52 PDT 2019 by lamport