Marco Spaziani Brunella

🖂 marco.spaziani.brunella@uniroma2.it | 🎁 marcospazianibrunella.github.io | 🤟 marcux_95 | **in** marco-spaziani-brunella

Education ____

University of Rome Tor Vergata

PHD IN ELECTRONICS ENGINEERING, FIRST PLACE AT THE ADMISSIONS

Rome, IT Present

University of Rome Tor Vergata

MASTER OF SCIENCE IN ELECTRONICS ENGINEERING, 110/110

Rome IT October 2019

University of Rome Tor Vergata

BACHELOR OF SCIENCE IN ELECTRONICS ENGINEERING, 106/110

Rome, IT July 2017

J. T. Schwartz International School for Scientific Research

LIPARI PHD SCHOOL ON NETWORK AND COMPUTER SCIENCES, A+ ECTS

Lipari, IT July 2017

Skills

Languages C, VHDL, (System) Verilog, Python, Visual C#, SPICE, Java, JavaScript, TypeScript, HTML

Development Fileds FPGAs, ASICs, Linux Kernel, Embedded Systems, CPU Architectures, RISC-V

Frameworks and EDAs Xilinx Vivado, Intel Quartus, Cadence, Synopsis, Angular, Django

Experience _____

GenomeUp

FRONT END DEVELOPER April 2020 - Present

• Developed an Anhular + Angular Material frontend foa a microbiome database

University of Rome Tor Vergata

Rome, IT

Rome, IT

LECTURER

Docunque

LECTURER

March 2020 - Present

- ICT Infrastructure Security Course at the BSc in ICT Engineering
- · Provide the basics of Computer Architecture to address recent transient execution attacks

BACK END DEVELOPER

Rome, IT

Feb. 2020 - Present

- Responsible for the Italian Health Service Integration and Communication
- Used Django framework to manage patients, doctors and pharmaceutics

Axbryd Rome, IT

HARDWARE ARCHITECT

Oct. 2019 - Present

• Implemented an complete offload system for eBPF from Linux Kernel to a NetFPGA-SUME

University of Rome La Sapienza

Rome, IT

· Network Infrastructures Course

Oct. 2017 - Present

Sept. 2018 - Dec. 2018

- Enterprise network organization and management on Unix-like OSs
- · c.a. 200 Students from the MSc in: Artificial Intelligence and Robotics, Cybersecurity and Computer Science

BMD S.p.A Tivoli Terme, IT

Feb. 2019 - Feb. 2020 APPLICATION DEVELOPER

- Bug Fixing on an third-party management application written in Angular+Electron for the Sampling and Identification of Biological, Chemical and Radiological Agents, made for the Italian Army
- Re-Writing of the entire application in Visual C# to improve robustness in a mission critical environment

GatesAir Brescia, IT

EMBEDDED SYSTEM ENGINEER

 Porting of the software of their DVB-T Modulator from a STMicroelectronics MCU running Linux Kernel 2.6 on a newly-created board equipped with a Variscite DART-6UL, powered by an NXP i.MX 6UltraLite running kernel 4.9.11

C.N.I.T. Rome, IT

Sept. 2016 - Oct. 2019

HARDWARE RESEARCHER

Developed a VLIW CPU architecture called Sephirot to efficiently perform packet processing at 100+ Gbps

• Developed the exploit for the Foreshadow-VMM Transient Execution Attack

Projects

eBPF4FPGA

- · Hardware facility that allows the offload of eBPF applications to an FPGA
- Comprises an eBPF VLIW Core, HW-implemented maps and HW-implemented helper functions
- Validated on a NetFPGA-SUME

Sephirot

FORMERLY V-PMP

- An extensible and customizable Very-Long Instruction Word Processor
- Supports many Instruction Set Architectures: MIPS, RISC-V RV32I and eBPF
- Design validated at +200MHz on a Xilinx Virtex-7 FPGA

Foreshadow-VMM Exploit

- Exploit that runs both on the kernel and on the user space of the attacker machine
- Breaks the isolation between two VMs running on the same host
- · Validated on the KVM hypervisor and on VirtualBox
- Demo here «-

Publications

- M. S. Brunella, G. Bianchi, S. Turco, F. Quaglia, and N. Blefari-Melazzi, "Foreshadow-VMM: Feasibility and Network Perspective," in 2019 IEEE Conference on Network Softwarization (NetSoft), pp. 257–259, IEEE, 2019
- M. S. Brunella, S. Turco, G. Bianchi, and N. B. Melazzi, "Foreshadow-VMM: on the practical feasibility of L1 cache Terminal Fault attacks," in *ITASEC 2019*, 2019
- S. Pontarelli, R. Bifulco, M. Bonola, C. Cascone, M. Spaziani, V. Bruschi, D. Sanvito, G. Siracusano, A. Capone, M. Honda, *et al.*, "Flowblaze: Stateful packet processing in hardware," in *16th* {*USENIX*} *Symposium on Networked Systems Design and Implementation* ({*NSDI*} *19*), pp. 531–548, 2019
- M. S. Brunella, S. Pontarelli, M. Bonola, and G. Bianchi, "V-PMP: A VLIW Packet Manipulator Processor," in 2018 European Conference on Networks and Communications (EuCNC), pp. 1–9, IEEE, 2018
- M. S. Brunella, S. Pontarelli, F. Marrese, M. Bonola, and G. Bianchi, "Packet Manipulator Processor: A RISC-V VLIW core for networking applications," in 7th RISC-V Workshop, 2017
- A. Nannarelli, M. Re, G.-C. Cardarilli, L. Di Nunzio, M. S. Brunella, R. Fazzolari, and F. Carbonari, "Robust throughput boosting for low latency dynamic partial reconfiguration," in 2017 30th IEEE International System-on-Chip Conference (SOCC), pp. 86–90, IEEE, 2017