Display control through C

G V V Sharma*

Contents

Abstract—This document shows how to implement a decade counter using arm-gcc on Vaman.

1 Software

All codes used in this document are available at the following link

```
https://github.com/gadepall/vaman/
    tree/master/arm/codes/sevenseg/
```

2 Setup

2.1. Fig.2.1.3 shows all the pin banks of the Vaman. Connect the pins of the display in Fig. 2.1.1 to bank J5 of the Vaman using Table 2.1.1. The COM pin should be connected to 3.3V through a resistor.

प्रदर्शी	वामन
a	IO_4
b	IO_5
c	IO_6
d	IO_7
e	IO_8
f	IO_10
g	IO_11
COM	3.3 V

TABLE 2.1.1: Display-Vaman connection.

2.2. Now execute the following code

```
codes/sevenseg/static/src/main.
    c
```

*The author is with the Department of Electrical Engineering, IIT Hyderabad, 502285. email:gadepall@ee.iith.ac.in। All content in this manual is released under GNU/GPL.

Fig. 2.1.1: Seven Segment Display

Flash static.bin obtained upon execution of the above code to the Vaman. You should see the number 7 on the display. The following function generates this number.

Fig. 2.1.2: Pictorial representation of Table 2.3.1.

```
sevenseg(0,0,0,1,1,1,1);
void sevenseg(int a, int b, int
    c, int d, int e, int f, int
    g)
{
    //Seven Segment GPIO
    PyHal_GPIO_Set(4,a);//a
    PyHal_GPIO_Set(5,b);//b
    PyHal_GPIO_Set(6,c);//c
    PyHal_GPIO_Set(7,d);//d
    PyHal_GPIO_Set(8,e);//e
    PyHal_GPIO_Set(10,f);//f
    PyHal_GPIO_Set(11,g);//g
}
}
```

2.3. Modify the above program using Table 2.3.1 and Fig. 2.1.2 to display 0-9.

a	b	c	d	e	f	g	decimal
1	0	0	1	1	1	1	1
0	0	1	0	0	1	0	2

TABLE 2.3.1: Decimal number generation on the display.

3 Examples

3.1. Table 2.1.1 and PU 64 Table in Fig. 3.1.1 show how to use the pins of the Vaman to drive the seven segment display.

3.2. Use a function taking decimal input in the code in 2.2 to generate numbers on the display.
Solution: Execute the following file.

codes/sevenseg/decimal/main.c

3.3. Program the Vaman to function as a decade counter.
Solution: Execute the following code.

codes/sevenseg/loop/main.c

PYGMY BB4   PINOUT

ESPRESSIF
ESP32-WROOM-32D

J10
1	EN
2	IO0
3	RXD0
4	TXD0
5	GND

J5
1	B2	IO 4
2	C3	IO 5
3	B3	IO 6
4	A3	IO 7
5	C4	IO 8
6	A4	IO 10
7	C5	IO 11
8	B5	IO 12
9	F6	IO 26
10	F2	IO 35

J6
IO 28	G5	1
IO 23	H6	2
IO 31	G4	3
IO 29	F5	4
IO 24	G6	5

J7
IO 1	C1	12
IO 0	B1	11
IO 3	A2	10
IO 43	D1	9
IO 16	E7	8
IO 17	D7	7
IO 19	H8	6
IO 20	G8	5
IO 33	E3	4
IO 32	H4	3
IO 27	H5	2
IO 39	H2	1

J12
IO 22	G7	1
IO 21	H7	2
IO 18	E8	3

J3
1	GND
2	E1	IO 44
3	G1	IO 45
4	H3	IO 36
5	E2	IO 38
6	F3	IO 34
7	A1	IO 2
8	D6	IO 13
9	F7	IO 25
10	F4	IO 30
11	C7	ADC1
12	A7	ADC0
13	GND
14	B4	IO 9
15	3V3
16	F8	SYS_RST_N

J1
1	3V3
2	E1	IO 15
3	G1	IO 14
4	F8	SYS_RST_N
5	GND

PYGMYBB-V2
OPTIMUSLOGIC Made In India

J8 | **J9**
3V3 GND | 3V3 GND
IO 20 | IO 19

WEARABLE	L		L
SMARTPHONE	H		L
DEBUGGER	H		H

On-Board Components <-> EOSS3

SPI FLASH Memory [on Pygmy Stamp]
SS	IO 39	H2	SPI_MASTER_SSn1
SCLK	IO 34	F3	SPI_MASTER_CLK
SI	IO 38	E2	SPI_MASTER_MOSI
SO	IO 36	H3	SPI_MASTER_MISO

Buttons
| USR | IO 6 | B3 | GPIO[0] |
| RST | | F8 | SYS_RST_N |

RGB LED
RED	IO 22	G7	GPIO[6]
GREEN	IO 21	H7	GPIO[5]
BLUE	IO 18	E8	GPIO[4]

BMX160 A/M/G IMU
| SCx | IO 0 | B1 | SCL_0 |
| SDx | IO 1 | C1 | SDA_0 |

BNO055 SMART IMU
COM1	IO 33	E3	SCL_1
COM0	IO 32	H4	SDA_1
INT	IO 26	F6	SENSOR_INT_4
NRESET	IO 30	F4	GPIO[3]

SPH0641LM4H-1 PDM MIC(s)
| CLK | IO 29 | F5 | PDM_CKO |
| DATA | IO 28 | G5 | PDM_DIN |

ESP32-WROOM-32D
IO26	R61		F8	SYS_RST_N
IO27	R62	IO 20	G8	SPI_SLAVE_SSn
IO5	R60	IO 16	E7	SPI_SLAVE_CLK
IO18	R58	IO 19	H8	SPI_SLAVE_MOSI
IO19	R57	IO 17	D7	SPI_SLAVE_MISO
IO34	R55	IO 43	D1	AP_INTERRUPT
SENSOR_VP	R54	IO 11	C5	GPIO[2]
IO35	R88	IO 12	B5	SENSOR_INT_6
IO21	R87	IO 13	D6	SENSOR_INT_7

On-Board Components <-> ESP32-WROOM-32D

µSD CARD
CLK	IO14
CMD	IO15
DET	IO25
DAT0	IO2
DAT1	IO4
DAT2	IO12
CD_DAT3	IO13

OPTIMUSLOGIC
OPTIMAL ENGINEERING

Fig. 2.1.3: Pin Diagram

PD64		
IO Location	Alias	IO Type
B1	IO_0	BIDIR
C1	IO_1	BIDIR
A1	IO_2	BIDIR
A2	IO_3	BIDIR
B2	IO_4	BIDIR
C3	IO_5	BIDIR
B3	IO_6	BIDIR
A3	IO_7	BIDIR/CLOCK
C4	IO_8	BIDIR/CLOCK
B4	IO_9	BIDIR
A4	IO_10	BIDIR
C5	IO_11	BIDIR
B5	IO_12	BIDIR
D6	IO_13	BIDIR
A5	IO_14	BIDIR
C6	IO_15	BIDIR
E7	IO_16	BIDIR
D7	IO_17	BIDIR
E8	IO_18	BIDIR
H8	IO_19	BIDIR
G8	IO_20	BIDIR
H7	IO_21	BIDIR
G7	IO_22	BIDIR/CLOCK
H6	IO_23	BIDIR/CLOCK
G6	IO_24	BIDIR/CLOCK
F7	IO_25	BIDIR
F6	IO_26	BIDIR
H5	IO_27	BIDIR
G5	IO_28	BIDIR
F5	IO_29	BIDIR
F4	IO_30	BIDIR
G4	IO_31	BIDIR
H4	IO_32	SDIOMUX
E3	IO_33	SDIOMUX
F3	IO_34	SDIOMUX
F2	IO_35	SDIOMUX
H3	IO_36	SDIOMUX
G2	IO_37	SDIOMUX
E2	IO_38	SDIOMUX
H2	IO_39	SDIOMUX
D2	IO_40	SDIOMUX
F1	IO_41	SDIOMUX
H1	IO_42	SDIOMUX
D1	IO_43	SDIOMUX
E1	IO_44	SDIOMUX
G1	IO_45	SDIOMUX

PU64		
IO Location	Alias	IO type
4	IO_0	BIDIR
5	IO_1	BIDIR
6	IO_2	BIDIR
2	IO_3	BIDIR
3	IO_4	BIDIR
64	IO_5	BIDIR
62	IO_6	BIDIR
63	IO_7	BIDIR/CLOCK
61	IO_8	BIDIR/CLOCK
60	IO_9	BIDIR
59	IO_10	BIDIR
57	IO_11	BIDIR
56	IO_12	BIDIR
55	IO_13	BIDIR
54	IO_14	BIDIR
53	IO_15	BIDIR
40	IO_16	BIDIR
42	IO_17	BIDIR
38	IO_18	BIDIR
36	IO_19	BIDIR
37	IO_20	BIDIR
39	IO_21	BIDIR
34	IO_22	BIDIR/CLOCK
33	IO_23	BIDIR/CLOCK
32	IO_24	BIDIR/CLOCK
31	IO_25	BIDIR
30	IO_26	BIDIR
28	IO_27	BIDIR
27	IO_28	BIDIR
26	IO_29	BIDIR
25	IO_30	BIDIR
23	IO_31	BIDIR
22	IO_32	SDIOMUX
21	IO_33	SDIOMUX
20	IO_34	SDIOMUX
18	IO_35	SDIOMUX
17	IO_36	SDIOMUX
15	IO_37	SDIOMUX
16	IO_38	SDIOMUX
11	IO_39	SDIOMUX
13	IO_40	SDIOMUX
14	IO_41	SDIOMUX
10	IO_42	SDIOMUX
7	IO_43	SDIOMUX
8	IO_44	SDIOMUX
9	IO_45	SDIOMUX

WR42		
IO Location	Alias	IO Type
A7	IO_0	BIDIR
B7	IO_1	BIDIR
C7	IO_3	BIDIR
A6	IO_6	BIDIR
B6	IO_8	BIDIR/CLOCK
A5	IO_9	BIDIR
B5	IO_10	BIDIR
A4	IO_14	BIDIR
B4	IO_15	BIDIR
E1	IO_16	BIDIR
D1	IO_17	BIDIR
C1	IO_19	BIDIR
F2	IO_20	BIDIR
E2	IO_23	BIDIR/CLOCK
D2	IO_24	BIDIR/CLOCK
D3	IO_25	BIDIR
F3	IO_28	BIDIR
E3	IO_29	BIDIR
F4	IO_30	BIDIR
E4	IO_31	BIDIR
D5	IO_34	SDIOMUX
F5	IO_36	SDIOMUX
E6	IO_38	SDIOMUX
F6	IO_39	SDIOMUX
D7	IO_43	SDIOMUX
E7	IO_44	SDIOMUX
F7	IO_45	SDIOMUX

Fig. 3.1.1: Pin map.