

THE INSTANT DESTROYER

TID

Diagram 1 – Complete Visual Reference

Physical destruction of sensitive data from memory and
Linux Kernel Module cache, the highest software-level security

AMD EPYC 9B14 — Linux 6.14.11

ORCID: 0009-0001-4360-0802

Ahmad Qasim Mohammad

1 / 10

Diagram 1 — TID System Architecture

Architecture



Ahmad Qasim Mohammad

TID v2.0

2 / 10

Diagram 2 — PROTECT+ZERO Protocol

Sensitive data lifecycle — three phases



Ahmad Qasim Mohammad

TID v2.0

3 / 10

Diagram 3 — Attack Timeline



Ahmad Qasim Mohammad

TID v2.0

4 / 10

Diagram 4 — Cache Comparison: Before and After TID

✓ TID v2.0	Three scenarios — No protection / TID v1 / TID v2	✗ No TID	Cache Layer
Cache (fully empty)	0xAB... (key present)	0xAB... (key present)	L1 Cache
Cache (fully empty)	0xAB... (key present)	0xAB... (key present)	L2 Cache
Cache (fully empty)	Zeroed (partial wipe)	0xAB... (key present)	L3 Cache
Nothing ✓ Secure	Partial data ✗	The data ✗ Danger	Attacker finds

* v1.0 wipes main memory but leaves cache populated — the vulnerability remains exploitable via **Flush+Reload**

5 / 10

Diagram 5 — Performance Comparison

CPU cycles to access data — More cycles = More secure



6 / 10

Diagram 6 — TID vs Existing Libraries

Verdict	LFENCE Barrier	Security capabilities across industry	Library / Solution
Unreliable	✗	✗	* compiler may remove memset()
Partial	✗	✗	✓ explicit_bzero()
Partial	✗	✗	✓ memzero_explicit()
Partial	✗	✗	✓ OPENSSL_cleanse()
Partial	✗	✗	✓ sodium_memzero()
Best software ✓	✓	✓	✓ TID v2.0 ◀
Requires dedicated hardware	Automatic ✓	Automatic ✓	✓ Intel SGX (hardware)

* memset() is optimized away by the compiler in many cases — a documented C/C++ vulnerability

7 / 10

Diagram 7 — Statistical Key Reconstruction Attack

Flush+Reload attack — TID v1 vs TID v2

Phase 2 — TID v2				
Cache always empty — attack fails				
Slot 13	Slot 133	Slot 87	Slot 42	Probe
✗ empty	✗ empty	✗ empty	✗ empty	Probe 1
✗ empty	✗ empty	✗ empty	✗ empty	Probe 500
✗ empty	✗ empty	✗ empty	✗ empty	Probe 1000
Statistical accumulation				
0/1000	0/1000	0/1000	0/1000	
no pattern	no pattern	no pattern	no pattern	
No pattern — No key — Attack failed ✓				
Cache empty — nothing to measure				

Phase 1 — TID v1				
Cache not flushed — attack succeeds				
Slot 13	Slot 133	Slot 87	Slot 42	Probe
✗ absent	✓ present	✓ present	✓ present	Probe 1
✗ absent	✓ present	✓ present	✓ present	Probe 500
✗ absent	✓ present	✓ present	✓ present	Probe 1000
Statistical accumulation				
3/1000	978/1000	991/1000	997/1000	
not to key	key fragment	key fragment	key fragment	
Key reconstructed byte by byte ✗				
Successful attack on TID v1				

8 / 10

Diagram 8 — Security Solution Ladder



Diagram 9 — Physical Minimum Latency of TID



Diagram 10 — Experimental Proof Summary



Final Security Summary



Ahmad Qasim Mohammad

TID Project — 2026 ^{ORCID} 0009-0001-4360-0802

Hassan

Cache empty — Memory clean — Attacker finds nothing