# FINAL Laboratory Project Ahmad Adil 7/22/21

Professor Gertner
Computer Organization 342/343

### **Table of Contents**

Objective:	2
Registers:	
ADD, ADDU, SUB, SUBU, AND, NOR, OR]	
ADDI, ADDIU, ANDI, ORI]	
oad Word (LW)	
tore Word (SW)	
Conclusion	22

I will neither give nor seceive unauthorized
Assistance on this TEST. I will use only one
company sevice to perform this TEST,
I will not use cell while performing this
TEST.

AHMAD ADIL

AMMOND LEDII

## Objective:

The main objective of this project was that we needed to build an ALU. An arithmetic logic unit (ALU) is a combinational digital circuit that performs arithmetic and bitwise operations on integer binary numbers. The inputs within a ALU are what are being operated on, which are called operands. The ALU can also have flags attached to it that tell it overflow, zero and negative. We designed this ALU in three separate

Adil, Ahmad 7/22/21 Professor Gertner CSC 342/343

parts, one for the R\_TYPE INSTRUCTIONS. Then next for I arithmetic logic TYPE INSTRUCTIONS and finally

for MEMORY ACCESS INSTRUCTIONS, for both load word and store word.

## Registers:

#### 16-bit Registers:




Figure 1: 16-bit Registers




Figure 2 32-bit register

This figure above shows the initial 16-bit register that will be used in the project. This is used to build the immediate register.

This figure above 32-bit register component to build RS, RT, RD, MAR and MDR registers. Flags are a vector of 3 bits. V, N, and Z which are zero flag if the bit 0, negative flag for if bit 1, and overflow flag for if bit 2.

[ADD, ADDU, SUB, SUBU, AND, NOR, OR]

#### OP VHDL code:

Figure 3: VHDL code for OP




Figure 4: OP unit continued

Figure 5: ALU code

In this part of the program, we use equation R[rd] = R[rs] operation R[rt] for the arithmetic and logical operations of registers.

#### Waveforms:




Figure 6:waveforms add/sub

This here is the first waveform, which is the addition and subtraction shown for the first equation. For this waveform, the operation codes that were set were, 0000 for ADD, 0001 for ADDU, 0010 for SUB, and 0011 for SUBU. For the first one, 0x7FFFFFFF + 1 = 0x80000000. This will set the flags for the overflow and negative flags. Then for the second one, 2 + 0x7FFFFFFF = 0x80000001 using addu, will set the negative. However, the overflow flag will be ignored. Then negative - 1 = 0x7FFFFFFF sets the V flag since adding 2 negative must be negative. Finally, doing subtraction on two same numbers = 0, which sets the zero flag correctly.




Figure 7: AND




Figure 8: AND/NOR/OR

Within this waveform simulation, the op codes 0100 for AND, 0101 for NOR, and 0110 for OR. RD has value where bits are set to 1 only when both RS and RT have '1' in their bits when using AND instruction. For the NOR we can see that bits are 1 in RD only on, 0 or 0, bit locations. For OR, 1110 OR 0001 = 1111 This can show us that the answer is when if either RS or RT has 1. For Bitwise operations, flags are not affected.

# [ADDI, ADDIU, ANDI, ORI]

```
💠 Adl To bit_register.vind 🖸 💠 Adl 32_bit_register.vind 🖸 💠 Adl Dackage.vind 🖸 💠 Adl Dackage.vind Ludwid 🖫 💠 Adl Dackage.vind Ludwid 🖫 💠 Adl Dackage.vind Ludwid 🖫 💠 Adl Dackage.vind Ludwid Dackage.vind Dackage.vind
    Adil Ahmad
operation code updated
                library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_signed.all;
use IEEE.Numeric_std.all;
);
end Adil_op_unit_updated;
                             nitecture arch3 of Adil_op_unit_updated is
signal Adil_result : std_logic_vector (Adil_n_bit-1 downto 0) := x"00000000";
signal Adil_concat : std_logic_vector (6 downto 0);
                            begin P1: process( Adil_INPUT1, Adil_INPUT2, Adil_code, Adil_result,Adil_imm,Adil_extend) begin ... . . .
                                                   if(Adil_code = "0001" or Adil_code = "0010" or Adil_code = "0111" or Adil_code = "1010")
    then Adil_imm_inst_out <= Adil_result(Adil_N_bit-1 downto 0);</pre>
                               --Adil_output <- Adil_result(N-1 downto 0);
--Adil_concat <- Adil_INPUT1(N-1) & Adil_code & Adil_INPUT1(N-1) & Adil_result(N-1);
end process PI;
                             P2: process(Adil_code, Adil_result, Adil_concat)
variable Adil_update_z: std_logic;
                                                       Adil_flags <= "000";
```

Figure 9 OP code


```
        ◆ ANI_TO_In_equive-rided
        ◆ ANI_ALU_In_equive-rided
        ◆ ANI_ALU_updated.rid
        ◆ ANI_ALU_updated.rid
```

10

Figure 11: Extended

```
Add 16_bit_register.vhd 🔞 💠 Add 32_bit_register.vhd 🔞
     - Adil Ahmad
- ALU code updated
                 library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;
567890112345678901234567890123345678904143444444455555555555566663
              Dentity Adil_ALU_updated is generic (Adil_N_bit: integer := 32);
port( Adil_Clk , in etd logic)
                                               Adil_clk : in std_logic;
Adil_RS : in std_logic_vector
Adil_RT : in std_logic_vector
Adil_TMM : in std_logic
Adil_SZ : in std_logic_vector
Adil_code : in std_logic_vector
Adil_RTOUL: out std_logic_vector
Adil_RTOUL: out std_logic_vector
Adil_Flags: out std_logic_vector
                                                                                                                                    r(Adil_N_bit-1 downto 0);
r(Adil_N_bit-1 downto 0);
r(Adil_N_bit-1 downto 0);
r(.vector(15 downto 0);
r(.vector(35 downto 0);
r(Adil_N_bit-1 downto 0);
r(Adil_N_bit-1 downto 0);
r(2 downto 0);
                 end Adil_ALU_updated;
              □architecture Adil_structure of Adil_ALU_updated is
                                             mponent Adil_32_bit_Register is
neric (Adil_N_bit: integer :=32);
                                     generic (Adil_)
port(
    Adil_clk
    Adil_wren
    Adil_rden
    Adil_chen
    Adil_data
    Adil_d
    p;
end component;
                                                                           : in std_logic;
: in std_logic;
: in std_logic;
: in std_logic;
: in std_logic_v
: out std_logic_v
                                                                                                                              /ector(Adil_N_bit-1 downto 0);
_vector(Adil_N_bit-1 downto 0)
                                       tege .--,
: in std_logic;
: in std_logic;
: in std_logic;
: in std_logic;
: in std_logic
: in std_logic.vector(Adil_N_bit-1 downto 0);
: out std_logic_vector(Adil_N_bit-1 downto 0)
                                                                    Adil_clk
Adil_wren
Adil_rden
Adil_chen
Adil_data
Adil_q
                                       component Adil_op_unit_updated is
generic (Adil_n_bit: integer :=32);
port(
                                                                                                                                   : in std_logic_vector (Adil_N_bit-1 downto 0);
: in std_logic_vector (Adil_N_bit-1 downto 0);
: in std_logic_vector (1s downto 0);
: in std_logic_vector (Adil_N_bit-1 downto 0);
: out std_logic_vector (Adil_N_bit-1 downto 0);
: out std_logic_vector (Adil_N_bit-1 downto 0);
                                                                               Adil_INPUT1
Adil_INPUT2
Adil_imm
Adil_extend
Adil_code
Adil_imm_inst_out
Adil_output
Figure 12 ALU
```

Figure 14ALU



Here within the first waveform figure, we see that the results follow the flag conditions. 0x7FFFFFFFF + 1 = 0x80000000. This is a both overflow and negative flag. This is also a 16-bit immediate as well. This gets extended to 32-bits. RD is not shown which shows the formula works. The formula for this is, R[rt] = R[rs] operation [SignExtendImmediate].




Figure 15 addiu

This waveform, ADDIU instruction does not affect the overflow flag. The results show the output and flags. 0x7FFFFFFF + [signextended]1 = 0x80000000 which is negative.




Figure 16 ANDI

This shown above show that andi instruction is working properly. Also, the flags are ignored since logical operations does not set flags.




Figure 17: ORI

The figure above, displays the proper results and does not disturb the flags just like the andi

instruction above. 0x7FFFFFFF and signextend results to 0x7FFFFFFF.

## Load Word (LW)

```
    Adil_16_bit_register.vhd 
    ♦ Adil_32_bit_register.vhd 

    ♦ Adil_ALU.vhd 
    ♦ Adil_op_unit.vhd 


    ♦ Adil_extunit.vhd 

 - packaged code
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;
         Package Adil_package is
        : in std_logic;
: out std_logic_vector(Adil_N_bit-1 downto 0);
: out std_logic_vector(Adil_N_bit-1 downto 0)
                         component Adil_op_unit_updated_1 is
generic (Adil_N_bit: integer :=32);
port(
                                                      Adil_INPUT1
Adil_INPUT2
Adil_imm
Adil_extend
Adil_code
Adil_code
Adil_imm_inst_out
Adil_output
Adil_flags
                                                                                          : in std_logic_vector (Adil_N_bit-1 downto 0);
: in std_logic_vector (Adil_N_bit-1 downto 0);
: in std_logic_vector (15 downto 0);
: in std_logic_vector (Adil_N_bit-1 downto 0);
: in std_logic_vector (Adil_N_bit-1 downto 0);
: out std_logic_vector (Adil_N_bit-1 downto 0);
: out std_logic_vector (Adil_N_bit-1 downto 0);
: out std_logic_vector (Adil_N_bit-1 downto 0);
                          );
end component;
                          component Adil_extunit is
                                      port (
Ahmad_INPUT: in std_logic_vector (15 downto 0);
                  Ahmad_sel: in std_logic;
Ahmad_out: out std_logic_vector (31 downto 0));
           end Adil_package;
```

Figure 18: Packaged

```
| Add | Superince | Add | Add
```

Figure 19: OP code updated



```
Add point and a definition of the control of the co
```

Figure 21 ALU updated

The components are already included in the figures above along with the registers.




Figure 22: LW

For LW, this initialized MDR to 0xABCDEF01 so we can update register R[rt]. For this part, MAR = R[rs] + signextend = 0 + 4 = 0x00000004. Aftwards R[rt] becomes the value of MDR, which is 0xABCDEF01. So then data is loadead to address 0x00000000 with offset of 4.

# Store Word (SW)

Figure 23: SW

```
Adil_16_bit_register.vhd
                                                   Adil_32_bit_register.vhd
                                                                                                                                                                                                 Adil op unit updated 2.vhd
 when "1111" => Adil_result <= Adil_extend;
wrenmar <= '1';
wrenmdr <= '1';
when others => Adil_result <= x"00000000";
end case;
                if(Adil_code = "0001" or Adil_code = "0010" or Adil_code = "0111" or Adil_code = "1010")
    then Adil_imm_inst_out <= Adil_result(Adil_N_bit-1 downto 0);</pre>
                else
Adil_output <= Adil_result(Adil_N_bit-1 downto 0);
                end if;
Adil_concat <= Adil_INPUTI(Adil_n_bit-1) & Adil_code & (Adil_INPUT2(Adil_n_bit-1) or Adil_extend(Adil_n_bit-1)) & Adil_result(Adil_n_bit-1);
                --Adi]_output <= Adi]_result(N-1 downto 0);
--Adi]_concat <= Adi]_INPUT1(N-1) & Adi]_code & Adi]_INPUT2(N-1) & Adi]_result(N-1);
end process P1;
                P2: process(Adil_code, Adil_result, Adil_concat)
    variable Adil_update_z: std_logic;
    begin
                          Adil_flags <= "000";
if (Adil_code = "0000" or Adil_code = "0001" or Adil_code = "0100") then
case Adil_concat is
                          end case;
else Adil_flags(2) <= '0';</pre>
                   d if:
    N flag
if(Add]_code = "0000" or Adil_code = "0001" or
    Adil_code = "0010" or Adil_code = "0011" or
    Adil_code = "0100" or Adil_code = "0101")
    then
    flags(s) = Adil_code = "0101")
                        nen
Adil_flags(1) <= Adil_result(Adil_N_bit-1);
               -- Z flag
Adil_update_Z := '0';
for i in 0 to (Adil_N_bit-1) loop
Adil_update_Z := Adil_update_Z or Adil_result(i);
end loop;
Adil_flags() <= not Adil_update_Z;
else Adil_flags <= "000";
end if;
end process P2;
            end arch3;
```

Figure 24: SW OP

```
Adil_16_bit_register.vhd
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ⋉ •
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               Adil_package.vhd
                                                                                                                                                                                                                                                                                                                                                                                                    Adil_32_bit_register.vhd
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            Adil_op_unit_updated_2.vhd
Adul 5 bit register vid  Adul 32 bit register. Vid Adul 5 bit register. Vid Adul 6 bit register. Vid Adul 7 bit register. Vid Adul 8 bit register.
               🗐 | 66 (7 | 🏗 💷 | 🖪 🗗 🐿 | 0 🖫 | 🛂 | 🕮 🗏
```

Figure 25: ALU updated

This here is the final ALU updated with all the operation codes and packages updated




Figure 27: Final ALU




Figure 26: final ALU




Figure 28: final ALU

This waveform shows that MDR is initialized in the beginning. When the instruction is used, MAR = R[rt] + signed immediate, and MDR is updated to the value of R[rt]. So, MAR = 00010007 in binary with MDR value of 0xFFFFFFFF, and for the other wave, MAR = 0x000000004 with MDR of 0x80000000.

## Conclusion

In conclusion, I learned a lot within this lab that helped me understand the structure and design of ALUs. This lab taught me important and complex syntax for VHDL. We used this to design the internal structure of the ALU and all its data paths. For the first data path, we used the instructions ADD, ADDU, SUB, SUBU, AND, NOR, OR. These instructions were built on R\_TYPE INSTRUCTIONS with 3 bits. For the next design we used the instructions, ADDI, ADDIU, ANDI, ORI. These use the I arithmetic logic TYPE INSTRUCTIONS. Finally, we use for the memory address instructions, Store word which uses I type instructions. Also, for the load word, uses I type instructions also.