# Cache Simulator Design Report Lab 26 - Cache Architecture Exploration



# Ahmad Mukhtar

National University of Sciences and Technology (NUST) Chip Design Centre (NCDC), Islamabad, Pakistan

October 9, 2024

# Contents

0.1	Objective	2
	Tools and Technologies	
	Implementation	
	0.3.1 Cache Parameters	
	0.3.2 Simulator Overview	2
0.4	Results	
0.5	Self-Evaluation	3
	0.5.1 Correctness	3
	0.5.2 Performance	3
0.6	Conclusion	4

# 0.1 Objective

The purpose of this lab is to understand the working of cache memories by developing a small C program that simulates the behavior of a cache memory. This task aims to strengthen understanding of cache systems and enhance C programming skills. The simulator tracks cache hits, misses, and evictions for different cache configurations based on given memory traces.

# 0.2 Tools and Technologies

- Programming Language: C
- GNU Toolchain

# 0.3 Implementation

The implementation involves writing a cache simulator that takes a Valgrind memory trace as input, simulates cache hit/miss behavior, and outputs the number of hits, misses, and evictions. The simulator adheres to the least-recently used (LRU) cache replacement policy.

#### 0.3.1 Cache Parameters

The cache is configured with parameters s, E, and b, where:

- s Number of set index bits, determining the number of sets  $S=2^s$ .
- E Associativity, indicating the number of lines per set.
- b Block offset bits, determining the block size  $B = 2^b$ .

#### 0.3.2 Simulator Overview

The simulator parses the memory trace file and processes each memory access (load/store/modify) to determine whether it results in a hit, miss, or eviction.

#### **Key Functions**

- initCache() Allocates memory for the cache based on s, E, and b.
- accessData() Core function that simulates cache access and updates hit, miss, and eviction counts.
- freeCache() Frees the dynamically allocated memory for the cache.
- printSummary() Prints the summary of hits, misses, and evictions.

#### 0.4 Results

The following figure shows the results of running the cache simulator against the provided memory traces. As shown in the screenshot, the outputs of the custom cache simulator match the reference simulator's output across all test cases.

```
A623:~$ cd /mnt/c/Users/welcome\ computers/Downloads/cachelab-handout
        SKTOP-M45A623:/mnt/c/Users/welcome computers/Downloads/cachelab-handout$ ls
     lle README cachelab.c cachelab.h csim csim-ref csim.c driver.py test-csim maces
DESKTOP-M45A623:/mnt/c/Users/welcome computers/Downloads/cachelab-handout$ python3 driver.py
esting cache simulator
unning ./test-csim
                           Your simulator
                                                 Reference simulator
                                                                          traces/yi2.trace
                                                                          traces/yi.trace
traces/dave.trace
                                                                          traces/trans.trace
                     212
                                         10
                                                            26
                                                                      10
                                                                          traces/trans.trace
                                                                  21743 traces/long.trace
                                             265189
MAXIMUM POINTS=48
ache Lab summary:
                           Points
                                                     Misses
sim correctness
                             48.0
     @DESKTOP-M45A623:/mnt/c/Users/welcome computers/Downloads/cachelab-handout$
```

Figure 1: Cache simulator results compared with the reference simulator

As seen in the figure, the number of hits, misses, and evictions produced by our simulator are consistent with the reference simulator for all trace files. This validates the correctness of the implementation.

#### 0.5 Self-Evaluation

The cache simulator was tested thoroughly using various provided traces, and the correctness of the results was verified by comparing them with the reference simulator output. The total points achieved are the maximum of 48, confirming the simulator's accuracy.

#### 0.5.1 Correctness

The simulator correctly handled cache hits, misses, and evictions across all test cases. For example, in the case of trace trans.trace, the cache demonstrated 67 hits, 71 misses, and 67 evictions, matching the reference results exactly.

#### 0.5.2 Performance

The simulator successfully implemented the least-recently used (LRU) policy, which ensures that the least recently accessed cache lines are replaced first. This policy was key to obtaining the correct number of evictions in scenarios where the cache was full.

# 0.6 Conclusion

The lab provided an excellent opportunity to explore cache architecture through hands-on implementation. By developing a cache simulator and comparing its performance with a reference simulator, a deeper understanding of cache memory and the LRU policy was achieved.

 $\begin{array}{c} \text{Ahmad Mukhtar} \\ \textit{NUST Chip Design Centre (NCDC)} \end{array}$