RISC-V Processor Verification Report

Test Results and Analysis



Ahmad Mukhtar

National University of Sciences and Technology (NUST) Chip Design Centre (NCDC), Islamabad, Pakistan

September 20, 2024

Contents

1	Introduction	2
2	Test 1: Basic Instruction Verification 2.1 Data Memory Waveform	3 3
3	Test 23.1 Data Memory Trace3.2 Register File Trace	4 4
4	Test 3: Full Execution Trace 4.1 Tracer Core Snapshot	5 5
5	Conclusion	7

Introduction

This report presents the results of RISC-V single-cycle processor verification through three distinct tests. Each test assesses the processor's performance with different sets of instructions, validating the core's functionality and identifying mismatches. The verification uses Cadence Xcelium simulation and includes Tracer IP integration to compare results with reference outputs.

Test 1: Basic Instruction Verification

The first test focused on validating basic RISC-V instructions, including arithmetic and memory operations.

2.1 Data Memory Waveform

The following figure shows the data memory waveforms captured during Test 1.




Figure 2.1: Test 1: Data Memory Waveform

2.2 Register File Waveform

The register file contents during the execution of Test 1 are shown below. This verifies the correct write-back behavior of the processor.




Figure 2.2: Test 1: Register File Waveform

Test 2

Test 2 focused on verifying memory operations such as loads and stores, along with branching instructions.

3.1 Data Memory Trace

The trace of data memory operations is shown below, highlighting memory writes and reads.




Figure 3.1: Test 2: Data Memory Trace

3.2 Register File Trace

The following figure shows the register file state during Test 2. This helps verify whether the branching instructions update the registers correctly.




Figure 3.2: Test 2: Register File Trace

Test 3: Full Execution Trace

Test 3 included a full execution trace captured by the Tracer IP to verify the correctness of control flow and data operations in the processor.

4.1 Tracer Core Snapshot

The following snapshot from the Tracer core shows the instruction execution and comparison with reference values.

ce_core_00000000 - Not	epad					_ 🗆	
dit Format View H	Help						
Time		Cycle	PC	Insn	Decoded instruction Register and memory contents		
10000	1	80000000	f14022f3	csrrs	x5,mhartid,x0 x0:0x00000000 x5=0x00000000		
30000	0	80000000	f14022f3	csrrs	x5,mhartid,x0 x0:0x00000000 x5=0x00000000		
50000	0	80000004	00000313	addi	x6,x0,0 x0:0x00000000 x6=0x00000000		
70000	0	80000008	00628263	beq	x5,x6,8000000c x5:0x00000000 x6:0x00000000		
90000	0	8000000c	00000997	auipc	x19,0x0 x19=0x8000000c		
110000	0	80000010	00c98993	addi	x19,x19,12 x19:0x8000000c x19=0x80000018		
130000	0	80000014	00098067	jalr	x0,x19,0 x19:0x80000018		
150000	0	80000018	400004b7	lui	x9,0x40000 x9=0x4000000		
170000	0	8000001c	10048493	addi	x9,x9,256 x9:0x40000000 x9=0x40000100		
190000	0	80000020	30149073	csrrw	x0,misa,x9 x9:0x40000100		
210000	0	80000024	00019f17	auipc	x30,0x19 x30=0x80019024		
230000	0	80000028	cc0f0f13	addi	x30,x30,-832 x30:0x80019024 x30=0x80018ce4		
250000	0	8000002c	0000a497	auipc	x9,0xa x9=0x8000a02c		
270000	0	80000030	d5048493	addi	x9,x9,-688 x9:0x8000a02c x9=0x80009d7c		
290000	0	80000034	0004e493	ori	x9,x9,0 x9:0x80009d7c x9=0x80009d7c		
310000	0	80000038	30549073	csrrw	x0,mtvec,x9 x9:0x80009d7c		
330000	0	8000003c	00000497	auipc	x9,0x0 x9-0x8000003c		
350000	0	80000040	02848493	addi	x9,x9,40 x9:0x8000003c x9=0x80000064		
370000	0	80000044	34149073	csrrw	x0,mepc,x9 x9:0x80000064		
390000	0	80000048	00000013	addi	x0,x0,0 x0:0x00000000		
410000	0	8000004c	000024b7	lui	x9,0x2 x9=0x00002000		
430000	0	80000050	80048493	addi	x9,x9,-2048 x9:0x00002000 x9=0x00001800		
450000	0	80000054	30049073	csrrw	x0,mstatus,x9 x9:0x00001800		
470000	0	80000058	00000493	addi	x9,x0,0 x0:0x00000000 x9=0x00000000		
490000	0	8000005c	30449073	csrrw	x0,mie,x9 x9:0x00000000		
510000	0	80000060	30200073	mret	····,····,···		
530000	0	80000064	00000013	addi	x0,x0,0 x0:0x00000000		
550000	0	80000068	00000093	addi	x1,x0,0 x0:0x00000000 x1=0x00000000		
570000	0	8000006c	00000113	addi	x2,x0,0 x0:0x00000000 x2=0x00000000		
590000	0	80000070	800001b7	lui	x3,0x80000 x3=0x80000000		
610000	0	80000074	fd135237	lui	x4.0xfd135 x4=0xfd135000		
630000	0	80000078	c1820213	addi	x4,x4,-1000 x4:0xfd135000 x4=0xfd134c18		
650000	9	8000007c	f46ab2b7	lui	x5,0xf46ab x5=0xf46ab000		
670000	ø	80000076	4c128293	addi	x5,x5,1217 x5:0xf46ab000 x5=0xf46ab4c1		
690000	0	80000084	80000337	lui	x6.0x80000 x6=0x80000000		
710000	a	80000004	fde963h7	lui	77 87 fd 96		
				.,,,,			

Figure 4.1: Test 3: Tracer Core Snapshot

4.2 Simulation Output Log

The Tracer IP log from Test 3 provides detailed feedback on instruction execution, identifying mismatches and confirming correct operations for most of the instructions.




Figure 4.2: Test 3: Tracer Simulation Output Log

Conclusion

The verification of the RISC-V single-cycle processor was conducted through three tests. Test 1 validated basic instructions, Test 2 focused on memory and branching, and Test 3 provided a complete execution trace. While a few mismatches were detected, the majority of the instructions executed correctly, demonstrating the overall functionality of the processor.