
- 1 Title Page
- 2
- 3 TOC
- 4
- 5 1 Scope
- 6 1.1 Identification
- 7 Extracted from the P3335 PAR (Approved December 2022), and edited for clarity in context:
- 8 This standard [P3335] defines the basic building blocks of the Time Card and their interfaces to
- 9 allow modularization. The main building blocks include time source, local oscillator, and time
- 10 processor.
- Additionally, this standard defines interfaces between the Time Card and other systems. This
- includes physical interfaces that allow input and output of time-related signals. This also includes
- logical interfaces that are compatible with the Portable Operating System Interface for UNIX
- 14 (POSIX) and include for example an interface to share a Physical Hardware Clock (PHC). This
- allows sharing the time of day with other systems and providing means for diagnostic and
- 16 configuration. The definition of logical interfaces allows for a variety of Time Card's form
- 17 factors (e.g. Peripheral Component Interconnect Express (PCIe)) while ensuring uniform support
- 18 from the operating system.
- 19 From a prior TimeCard presentation, "Time-Card Concept All Possible Pathways", updated.



2021

Figure 1 - All Possible Pathways Within a Time Card

- 22 1.2 System Overview
- 23 In Figure 1 (All Possible Pathways Within a Time Card), there are five blocks. The pathways
- 24 (shown as double-headed-arrows) between these five blocks are discussed in Section 3 herein,
- 25 pathways being identified by the endpoint block numbers. Missing pathways are also discussed.
- 26 Block 1 contains the hardware to receive and process external reference time sources, with GNSS
- 27 units shown as an example only. The connectors are included because different time source
- 28 kinds (like copper versus optical fiber) require different incompatible connector types. Only
- 29 widely used commodity connector types are considered. (Time Source.)
- 30 Block 2 is the Time Engine, which performs the conversions and runs the show. (Time
- 31 Processor.)
- 32 Block 3 is the internal master clock, and may be anything from a commodity wristwatch crystal
- oscillator to a fancy atomic clock. (PHC, Local Clock).
- 34 Block 4 contains the interfaces to cables that deliver the TimeCard's output reference signals.
- 35 Although shown here as SMA connectors, this will vary with the kind of reference signal being
- 36 generated and provided.
- 37 Block 5 is the PCIe bus interface to the computer platform housing the Time-Card.
- 38 1.3 Document Overview
- 39 The present document is written in accordance with the [IRS DID].
- 40 Need a section on Nomenclature and Definitions §2, [B3].
- 41 2 Referenced Documents (Normative)
- 42 [IEEE 1139-2022] "IEEE Standard Definitions of Physical Quantities for Fundamental
- Frequency and Time Metrology–Random Instabilities".
- 44 [IEEE 1193-2022] "IEEE Guide for Measurement of Environmental Sensitivities of Standard
- 45 Frequency Generators".
- 46 [IEEE 1588-2019] "IEEE Standard for a Precision Clock Synchronization Protocol for
- 47 Networked Measurement and Control Systems". << As amended? >>
- 48 [IRS DID] DI-IPSC-81434A, "Interface Requirements Specification Data Item Description",
- 49 approved 1999-12-15, 20 pages.
- 50 3 Requirements
- List of general requirements that apply to all the listed interfaces goes here.
- Pathways are depicted as sets of double-headed arrow lines of varying color, where the color
- 53 indicates the general kind of signal being carried. Pathways are not limited to the three shown
- 54 here.
- 55 << Few shalls so far details need to clarify a bit. >>

- 56 3.1 Block 1 to Block 2
- 57 The Time Engine controls the time reference source receivers and distributes the received
- references within the TimeCard.
- 59 Required signals include at least the three shown, 10 MHz, 1PPS, and Data.
- 60 GNSS Data should include at least the identity of the current SI Second and the geodetic
- 61 locations of the various GNSS antennas. Data also includes control and status data for the GNSS
- hardware.
- 63 < Flesh out the other options for Block 1. No such list can be complete; must provide for future
- 64 additions. >>
- 65 3.2 Block 1 to Block 3 (Missing)
- To handle the most stable of clocks, a direct hardware interface between the reference source and
- clock is required. In many current fielded legacy implementations, Block 1 and Block 3 are
- 68 merged into a single block, call it "Block 13".
- There cannot be any exposed pathways between Block 1 and Block 3, because the internal
- hardware interfaces are too complex and technology-dependent to form a reasonable modular
- 71 interface boundary. There are no externally visible pathways within a block.
- 72 3.3 Block 2 to Block 3
- 73 The Time Engine controls the local master clock.
- Required signals include at least the three shown, 10 MHz, 1PPS, and Data. If Block 1 and
- Block 3 are merged, the pathway between Block 2 and Block 3 vanishes.
- 76 3.4 Block 2 to Block 4
- 77 The Time Engine generates the reference outputs provided to the customers of the TimeCard.
- 78 Block 4 contains four connectors, usually but not necessarily all copper. The copper paths may
- be coaxial cable or twisted pair, or even single conductors, etc. These four paths must carry
- signals and data as appropriate for the kind of output being implemented.
- 81 3.5 Block 2 to Block 5
- 82 The Time Engine accepts control and provides time via PCIe, including memory-resident I/O
- registers of some kind [B1] [B2] [B4].
- This is the portal to the software running in the computer platform hosting the present PCIe
- 85 TimeCard, both for data transfer and for implementation of memory-mapped registers and the
- 86 like [B1] [B2] [B4].
- 87 Both interrupts and memory access must be supported, in both directions.
- 88 4 Qualification Provisions
- 89 Only cite tests formally defined in 1588 or ITU, and do not define test details herein except to
- choose a method and/or define parameters if needed, unless otherwise stated herein.

- 91 5 Requirements Traceability
- 92 P3335 defines a standard, and so need not be traceable to anything. What traceability there is
- must be explicitly levied in Section 3 herein.
- 94 6 Notes
- Created on 13 February 2024 for the P3335 Architecture Working Group.
- 96 7 Appendixes
- 97 7.1 Bibliography (Informational)
- 98 [B1] "MILS-to-POSIX Mapping 1.pdf".
- 99 [B2] "Notes on Discrete and Clock Signals (20231016).pdf".
- 100 [B3] "P3335 Time-Card Use Case Summary (20230717).pdf". Has definitions.
- 101 [B4] "Sept 2023 P3335 Plenary Random Notes (20231001).pdf". Has details of various kinds
- of computer interfaces.
- 103 7.2 Glossary
- 104 1PPS, 10 MHz, DID, GNSS, IRS, ITU, MAC, PAR, PCIe, PHC, POSIX, RF, SI, SMA, UNIX