

IEEE P3335 Proposal for Architecture and Interfaces for Time Card

Unapproved draft - subject to change - not for conformance or compliance use

Contents

Abstract	4
Introduction	5
1. Overview	6
1.1 Scope	6
1.2 Purpose	6
1.3 Need	6
1.4 Applicability and implementation freedom	6
1.5 Relationship to other standards	7
1.6 Document structure	7
2. Normative References	7
2.1 Standards and Specifications	7
2.2 Reference Use	8
3. Definitions, Acronyms, and Abbreviations	8
3.1 Definitions	8
3.2 Acronyms and Abbreviations	9
4. Conformance	10
4.1 Requirement Terms	10
4.2 Conformance Model	11
4.3 Base Conformance Requirements	11
4.4 Conformance Profiles	11
4.5 Optional Feature Claims	12
4.6 Performance Conformance Strategy	12
4.7 Conformance Statement	13
4.8 Test Evidence	13
4.9 Conformance Statement Proforma	13
5. Architecture (Normative)	13
5.1 Architectural Overview	14
5.2 Implementation Boundary	14
5.3 Core Functional Blocks	15
5.3.1 Local Timing Function	15
5.3.2 Time Generator	15
5.3.3 Timestamping Facility	15
5.3.4 Receive Interfaces	15
5.3.5 Providing Interfaces	15
5.3.6 Control Interfaces	16

5.4 Unified Timescale	16
5.5 Reference Selection and Ensemble Operation	16
5.6 Host and Time-Transfer Interfaces	17
5.7 Performance and Measurement Architecture	17
5.8 Power, Mechanical, and Environmental Architecture	17
5.9 Optional Features and Extensions	17
5.10 Documentation Requirements	18
5.11 Informative Time-Flow Narrative	18
6. Performance Specifications (Normative)	18
6.1 Performance Declaration Model	18
6.2 Performance Classes	19
6.3 General Measurement Requirements	19
6.4 Time Accuracy	19
6.5 Time Stability	20
6.6 Frequency Stability and Phase Noise	20
6.7 Pulse and Event Timing	20
6.8 Holdover Performance	20
6.9 Dynamic Operation	21
6.10 Environmental and System-Integration Effects	21
6.11 Performance Documentation Checklist	21
7. Timing Interfaces (Normative)	22
7.1 Interface classes	22
7.2 Receive interfaces	22
7.2.1 Common declaration requirements	22
7.2.2 Recognized receive-interface types	22
7.2.3 Reference selection and transition behavior	23
7.2.4 1PPS receive-interface declarations	23
7.3 Providing interfaces	23
7.3.1 Common declaration requirements	23
7.3.2 One pulse per second providing profile	23
7.3.3 Protocol and signal conformance	24
7.3.4 Alignment and continuity	24
7.3.5 Event timestamping	24
7.4 Timing-interface control and status	24
7.5 Physical and logical integration	25
7.6 Summary	25
8. Control Interfaces (Normative)	25
8.1 Control-interface classes	25
8.2 Baseline control capabilities	25
8.3 Protocol mappings	26
8.3.1 SMBus, I2C, and I3C	26
8.3.2 PCIe configuration and MMIO	26
8.3.3 IPMI and NC-SI	26
8.3.4 REST, gRPC, SNMP, and Redfish	26
8.3.5 Serial and USB	26
8.4 Common mapping requirements	26
8.5 Read consistency and configuration changes	27
8.6 Access control and security state	27
8.7 Events and telemetry	27
8.8 Extensions	28
8.9 PCIe host interface profile	28

8.10	Baseline control information model	28
8.10.1	Data types and object status	28
8.10.2	Required baseline objects	29
8.10.3	Conditional baseline objects	30
8.10.4	Common symbolic values	30
8.10.5	GNSS conditional objects	31
8.11	Security profiles	31
8.11.1	Baseline security declaration	31
8.11.2	Managed TimeCard profile	31
8.11.3	Secure Infrastructure TimeCard profile	31
8.12	Summary	32
9.	Environmental Specifications (Normative)	32
9.1	Applicability	32
9.2	Operating and storage conditions	32
9.2.1	Temperature	32
9.2.2	Humidity and condensation	33
9.2.3	Altitude, pressure, and cooling	33
9.3	Mechanical conditions	33
9.3.1	Form factor and installation	33
9.3.2	Shock and vibration	33
9.3.3	Connectors and cabling	33
9.4	Electrical and electromagnetic conditions	33
9.4.1	Power	33
9.4.2	Supply sensitivity and interruption	33
9.4.3	EMC and ESD	34
9.5	Environmental performance characterization	34
9.6	Reliability, service life, and calibration	34
9.6.1	Reliability declarations	34
9.6.2	Service-life items	34
9.6.3	Calibration and traceability	34
9.7	Environmental documentation checklist	34
9.8	Regulatory note (Informative)	35
10.	Applications and Best Practices (Informative)	35
10.1	Selecting a TimeCard	35
10.2	Application considerations	35
10.2.1	Data centers and distributed computing	35
10.2.2	Telecommunications	35
10.2.3	Regulated event timestamping	36
10.2.4	Power and industrial systems	36
10.2.5	Scientific and metrology systems	36
10.3	Installation	36
10.3.1	Thermal and mechanical integration	36
10.3.2	Cabling and delay	36
10.3.3	Antenna and RF paths	36
10.4	Operation and maintenance	36
10.4.1	Reference policy	36
10.4.2	Monitoring and alarms	36
10.4.3	Updates and configuration	37
10.4.4	Calibration and evidence retention	37
10.5	Common integration failures	37
Annex A:	Metrics (Informative)	37

A.1 Metric selection	37
A.2 Allan deviation	38
A.3 Time deviation	38
A.4 Maximum time interval error	38
A.5 Phase noise	38
A.6 Time jitter	39
A.7 Accuracy, precision, resolution, and granularity	39
A.8 Holdover time error	39
A.9 Ensemble and correlation considerations	39
A.10 Environmental sensitivity	40
Annex B: Test Procedures (Informative)	40
B.1 Test record structure	40
B.2 General measurement conditions	40
B.3 Functional verification	41
B.3.1 Receive interfaces	41
B.3.2 Providing interfaces	41
B.3.3 Control interfaces	42
B.4 Performance measurements	43
B.4.1 Time accuracy	43
B.4.2 ADEV and TDEV	43
B.4.3 MTIE	44
B.4.4 Phase noise	44
B.4.5 Pulse timing variation	44
B.4.6 Holdover	44
B.5 Environmental and transition tests	44
B.6 Reporting	44
Annex C: Bibliography (Informative)	44
C.1 Standards and Industry Profiles	44
C.2 Metrology and Measurement References	45
C.3 Open Implementations and Community Resources	45
Annex D: Conformance Statement Proforma (Informative)	46
D.1 Purpose	46
D.2 Implementation identification	46
D.3 Conformance profile claims	46
D.4 Interface and optional-feature claims	46
D.5 Performance declarations	47
D.6 Environment and lifecycle declarations	47
D.7 Test evidence and deviations	47

Draft status notice

This document is an unapproved draft of a proposed IEEE standard. It is subject to change. It shall not be used for conformance or compliance purposes.

The official IEEE SA copyright notice, participant list, patents notice, and other publication boilerplate are to be supplied or confirmed during IEEE SA editorial processing.

Abstract

This draft specifies a generic architecture and interface framework for TimeCard systems that provide traceable time-of-day, phase, and frequency services to directly attached and networked systems. It defines a

unified-timescale model, timing and control interface requirements, performance-reporting requirements, environmental declarations, conformance profiles, and supporting test guidance. The framework accommodates discrete cards, embedded functions, and external timing units while providing common information needed for integration and comparison.

Keywords: clock synchronization, frequency stability, holdover, IEEE P3335, precision time, TimeCard, timing interface, traceability

Introduction

The TimeCard concept has been developed through contributions to IEEE P3335 and related work in the Open Compute Project Time Appliances Project. This draft organizes that material as an implementation-neutral architecture, a set of externally observable interface requirements, and a common basis for declaring performance.

The text distinguishes requirements needed for base conformance from conditional requirements that apply only when an interface or profile is claimed. Informative annexes provide metric background, example test procedures, a bibliography, and a conformance-statement proforma.

1. Overview

1.1 Scope

This standard defines the generic architecture and interfaces of a TimeCard system, which constitutes a traceable source of time-of-day to heterogeneous systems that distribute or use that time. It also defines figures of merit that characterize the relevant performance of a TimeCard.

A TimeCard provides traceable time-of-day to directly attached systems and to networked distributed systems. Such systems include a host containing the TimeCard and systems synchronized through protocols such as the Precision Time Protocol (PTP) or Network Time Protocol (NTP).

This standard defines the basic functional building blocks of a TimeCard and the interfaces among those blocks to support modular implementation. The principal functions include a time source, a local timing function, and a time processor.

This standard also defines physical and logical interfaces between a TimeCard and other systems. Physical interfaces convey time-related input and output signals. Logical interfaces support host operating-system integration, including access to a PTP hardware clock (PHC). The logical model accommodates form factors such as Peripheral Component Interconnect Express (PCIe), embedded hardware functions, and external timing units.

Conforming implementations provide performance figures obtained and reported according to this standard so that TimeCard implementations can be evaluated on a common basis.

1.2 Purpose

The purpose of this standard is to provide:

- Interoperability between TimeCard implementations and the systems and operating systems that use them as sources of time-of-day.
- Modular implementation of TimeCard functions to support different application needs and implementation technologies.
- Unambiguous comparison of TimeCard implementations using common performance metrics, measurement points, and operating conditions.

1.3 Need

Distributed computing, telecommunications, industrial control, finance, and scientific measurement can depend on precise and traceable time. Existing implementations often use product-specific signal definitions, control models, and performance claims. These differences increase integration effort and make independent comparison difficult.

P3335 addresses that need by defining externally observable TimeCard functions, conditional interface profiles, a unified-timescale model, a transport-neutral control information model, and a common performance declaration framework.

1.4 Applicability and implementation freedom

This standard applies to a TimeCard realized as a discrete add-in card, embedded hardware or gateway, a system-on-chip function, or an external timing unit. Conformance is based on observable behavior, implemented interfaces, and supplier declarations rather than physical form factor.

This standard does not prescribe an internal oscillator technology, disciplining algorithm, ensemble algorithm, physical partitioning, or product construction unless that choice affects a claimed interface or externally observable behavior. It does not replace product-safety, electromagnetic-compatibility, environmental, spectrum, export, or other regulatory obligations.

1.5 Relationship to other standards

P3335 uses established standards where they define a protocol, signal, or metric needed by a claimed TimeCard function. Clause 2 lists the documents that are indispensable to implementing those functions. Annex C lists related documents used for background or deployment guidance.

The principal areas of coordination are:

- IEEE 1588 and IEEE 802.1AS for packet-based time synchronization.
- IEEE 1139, IEEE 1193, ITU-T G.810, and ITU-T G.8260 for time and frequency metrology.
- The PCI Express Base Specification for PCIe and Precision Time Measurement behavior.
- IRIG Standard 200 for claimed IRIG time-code interfaces.
- Management protocol specifications for control interfaces that claim those protocols.

1.6 Document structure

Clause or annex	Content
Clause 1	Scope, purpose, need, applicability, and document organization.
Clause 2	Normative references.
Clause 3	Terms, definitions, acronyms, and abbreviations.
Clause 4	Conformance model, profiles, statements, and evidence.
Clause 5	TimeCard architecture and unified-timescale behavior.
Clause 6	Performance declaration and characterization requirements.
Clause 7	Receive and providing timing interfaces.
Clause 8	Control interfaces and the baseline control information model.
Clause 9	Environmental, mechanical, electrical, and lifecycle declarations.
Clause 10	Informative application and deployment guidance.
Annex A	Informative metric background.
Annex B	Informative example test procedures.
Annex C	Bibliography.
Annex D	Informative conformance-statement proforma.

2. Normative References

The following referenced documents are indispensable for the application of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document, including any amendments or corrigenda, applies.

Informative references and background material are listed in Annex C.

2.1 Standards and Specifications

- **DMTF DSP0236**, *Intelligent Platform Management Interface Specification, Second Generation*, v2.0, 2015.

- **IEEE Std 1139-2022**, *IEEE Standard Definitions of Physical Quantities for Fundamental Frequency and Time Metrology—Random Instabilities*.
- **IEEE Std 1193-2022**, *IEEE Guide for Measurement of Environmental Sensitivities of Frequency Standards*.
- **IEEE Std 1588-2019**, *IEEE Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems*.
- **IEEE Std 802.1AS-2025**, *IEEE Standard for Local and Metropolitan Area Networks—Timing and Synchronization for Time-Sensitive Applications*.
- **IETF RFC 3411**, *An Architecture for Describing Simple Network Management Protocol (SNMP) Management Frameworks*, 2002.
- **IETF RFC 5905**, *Network Time Protocol Version 4: Protocol and Algorithms Specification*, 2010.
- **IRIG Standard 200-16**, *IRIG Serial Time Code Formats*, 2016.
- **ITU-T Recommendation G.703**, *Physical/electrical characteristics of hierarchical digital interfaces*.
- **ITU-T Recommendation G.810**, *Definitions and terminology for synchronization networks*.
- **ITU-T Recommendation G.8260**, *Definitions and terminology for synchronization in packet networks*.
- **MIPI Alliance Specification for I3C Basic, Version 1.2**, 16 December 2024.
- **PCI-SIG PCI Express Base Specification, Revision 5.0**, 2019.
- **SMBus Forum**, *System Management Bus (SMBus) Specification, Version 3.2*, 2018.

2.2 Reference Use

Normative references are cited in the body of this standard at the point where their content is required to implement an interface, measurement method, or reported characteristic. A referenced document that is used only for examples, background, or deployment guidance is listed in Annex C instead of this clause.

3. Definitions, Acronyms, and Abbreviations

3.1 Definitions

For the purposes of this document, the following terms and definitions apply. The IEEE Standards Dictionary Online should be consulted for terms not defined in this clause.

- **accuracy**: Qualitative closeness of agreement between a measured quantity value and a reference quantity value. A numerical accuracy claim is expressed in this standard as time error, frequency offset, uncertainty, or another defined metric.
- **conformance profile**: Named set of mandatory requirements that applies when the profile is claimed by an implementation.
- **conformance statement**: Supplier documentation identifying the P3335 clauses, profiles, optional features, interfaces, limits, and evidence for which an implementation claims conformance.
- **control interface**: Logical or physical interface used to configure, monitor, update, or manage a TimeCard.
- **data plane**: Logical or physical path that conveys time, phase, frequency, or event-timestamp information.
- **declared**: Stated in the conformance statement or in supplier documentation referenced by that statement.
- **disciplining**: Steering a local timing function using observations of one or more reference signals.
- **ensemble operation**: Selection or combination of multiple references to produce the reference used by the unified timescale.
- **granularity**: Smallest step in the representation or encoding of a reported value.
- **holdover**: Operating state in which a TimeCard maintains its timescale after loss or rejection of the external reference used for synchronization, using its local timing function and available historical information.

- **host system:** Computing, telecommunications, measurement, or control platform that integrates or consumes the services of a TimeCard.
- **lock time:** Elapsed time from a declared starting condition until a TimeCard enters the declared locked state.
- **measurement point:** Physical connector, logical boundary, register access point, packet event, or other defined location to which a measured or declared value applies.
- **measurement uncertainty:** Non-negative parameter characterizing the dispersion of quantity values attributed to a measurand.
- **optional feature:** Feature, interface, protocol, environmental profile, or security function not required for base conformance that becomes subject to its applicable mandatory requirements when claimed.
- **phase alignment:** Specified phase relationship between corresponding timing markers on two interfaces. Alignment error is the measured difference from that relationship.
- **providing interface:** Outbound physical or logical interface through which a TimeCard distributes time, phase, frequency, or timestamp information.
- **receive interface:** Inbound physical or logical interface through which a TimeCard acquires a reference representation.
- **reference signal:** External signal or data stream used to initialize, discipline, validate, or monitor the unified timescale.
- **resolution:** Smallest change in a measured quantity that causes a perceptible change in the corresponding indication.
- **time error:** Difference between the time indicated by the TimeCard at a specified measurement point and the time of the declared reference timescale at the corresponding instant.
- **TimeCard:** Modular timing subsystem that maintains a unified timescale and provides time, phase, frequency, or timestamp services through one or more interfaces.
- **time jitter:** Short-term variation of a specified timing event from its ideal position after removal of the trend or deterministic components identified by the declared measurement method.
- **timescale:** Ordered system of time values with a defined reference, epoch, and rules for forming time intervals.
- **traceability:** Property of a measurement result by which the result can be related to a stated reference through a documented, unbroken chain of calibrations, each contributing to measurement uncertainty.
- **unavailable:** Status indicating that a supported object or measurement does not currently have a valid value.
- **unified timescale:** Single timescale maintained by a TimeCard instance from which all of that instance's providing interfaces derive their time, phase, frequency, or timestamp information.
- **unsupported:** Status indicating that an object, operation, or feature is not implemented.
- **valid:** Status indicating that a value satisfies the freshness, state, and integrity conditions defined by its interface mapping.

3.2 Acronyms and Abbreviations

- **1PPS:** one pulse per second
- **ADEV:** Allan deviation
- **API:** application programming interface
- **ASIC:** application-specific integrated circuit
- **BMC:** baseboard management controller
- **CFM:** cubic feet per minute
- **CSAC:** chip-scale atomic clock
- **DCLS:** direct current level shift
- **DDS:** direct digital synthesizer
- **EMC:** electromagnetic compatibility
- **EMI:** electromagnetic interference
- **ESD:** electrostatic discharge
- **FPGA:** field-programmable gate array
- **GNSS:** global navigation satellite system

- **GPIO:** general-purpose input/output
- **gRPC:** Google Remote Procedure Call
- **I2C:** Inter-Integrated Circuit
- **I3C:** Improved Inter-Integrated Circuit
- **IPMI:** Intelligent Platform Management Interface
- **IRIG:** Inter-Range Instrumentation Group
- **LFM:** linear feet per minute
- **LOS:** loss of signal
- **MMIO:** memory-mapped input/output
- **MTBF:** mean time between failures
- **MTIE:** maximum time interval error
- **NC-SI:** Network Controller Sideband Interface
- **NMI:** national metrology institute
- **NTP:** Network Time Protocol
- **OCP TAP:** Open Compute Project Time Appliances Project
- **OCXO:** oven-controlled crystal oscillator
- **PCIe:** Peripheral Component Interconnect Express
- **PHC:** PTP hardware clock
- **PLL:** phase-locked loop
- **PTM:** Precision Time Measurement
- **PTP:** Precision Time Protocol
- **REST:** representational state transfer
- **RF:** radio frequency
- **RMS:** root mean square
- **SMA:** SubMiniature version A connector
- **SMBus:** System Management Bus
- **SNMP:** Simple Network Management Protocol
- **TAI:** International Atomic Time
- **TCXO:** temperature-compensated crystal oscillator
- **TDEV:** time deviation
- **TIC:** time interval counter
- **TIE:** time interval error
- **TLS:** Transport Layer Security
- **ToD:** time of day
- **USB:** Universal Serial Bus
- **UTC:** Coordinated Universal Time
- **WR:** White Rabbit

4. Conformance

This clause defines the conditions under which an implementation can claim conformance to IEEE P3335. A conforming implementation shall satisfy the mandatory requirements in this clause and the mandatory requirements in Clauses 5 through 9 that apply to the implemented features, interfaces, and operating conditions.

Informative clauses, informative notes, and informative annexes provide explanatory material only. They do not create conformance requirements unless a normative clause explicitly references a requirement stated elsewhere.

4.1 Requirement Terms

The following terms are used as defined by IEEE SA rules for standards text:

- **shall** indicates a mandatory requirement.
- **should** indicates a recommended practice among several permissible possibilities.

- **may** indicates a course of action permitted within the limits of this standard.
- **can** indicates capability, possibility, or a statement of fact.

The term **must** is not used as a requirement term in this standard. Where a physical or mathematical inevitability needs to be described, the text should be written as a statement of fact using **is**, **are**, or **can**.

4.2 Conformance Model

IEEE P3335 uses interspersed requirements with a conformance summary. Mandatory and optional requirements are stated in the technical clauses where the relevant behavior is specified. This clause summarizes how those requirements are applied.

A TimeCard implementation may be realized as a discrete add-in card, an embedded module, an FPGA or ASIC function, a system-on-chip block, or an external timing unit. The form factor does not determine conformance. Conformance is determined by the externally observable interfaces, behavior, documentation, and performance declarations of the implementation.

A claim of conformance shall identify:

- The implementation form factor and host interface mapping.
- The timing receive and providing interfaces implemented.
- The control interfaces implemented.
- The optional feature sets claimed.
- The declared operating environment and environmental limits.
- The performance metrics, measurement points, measurement methods, and limits declared by the supplier.

4.3 Base Conformance Requirements

A conforming TimeCard implementation shall meet all of the following base requirements:

- The implementation shall provide at least one timing providing interface that distributes time, phase, frequency, or a combination thereof to a host system or downstream consumer.
- All implemented timing providing interfaces shall derive from one unified timescale as specified in Clause 5.
- The implementation shall provide at least one accessible control interface as specified in Clause 8.
- The implementation shall document all implemented timing interfaces, control interfaces, physical connectors, protocol mappings, and optional features.
- The implementation shall document the performance metrics required by Clause 6 for each applicable measurement point.
- The implementation shall document the environmental limits and reliability information required by Clause 9 for the declared deployment environment.
- The implementation shall define the conditions under which each declared performance value is valid, including warm-up time, lock time, reference source, temperature range, and measurement bandwidth where applicable.
- The implementation shall not claim support for an optional feature unless all mandatory requirements associated with that feature are satisfied.

An implementation may conform to IEEE P3335 without implementing every optional receive interface, providing interface, host interface mapping, management protocol, environmental profile, or security hardening feature described in this standard.

4.4 Conformance Profiles

This standard defines the following conformance profiles. An implementation claiming a profile shall satisfy the corresponding additional requirements in the following table.

Profile	Applicability	Additional requirements
Base TimeCard	All conforming implementations	Satisfy the base requirements in 4.3 and all applicable mandatory requirements in Clauses 5 through 9.
Physical Timing Output	Implementations with externally accessible physical timing outputs	Provide a 1PPS output that satisfies 7.3.2 and document the alignment of all other physical timing outputs to that 1PPS output.
PCIe Host Mapping	Implementations claiming PCIe host integration	Satisfy the PCIe host interface profile requirements in 8.9.
Managed TimeCard	Implementations claiming remote or fleet management	Satisfy the managed security profile in 8.11.2.
Secure Infrastructure TimeCard	Implementations marketed or designated for secure infrastructure deployments	Satisfy the secure infrastructure profile in 8.11.3.

An embedded or logical-only TimeCard implementation may claim Base TimeCard conformance without a physical 1PPS connector if it does not expose externally accessible physical timing outputs. Such an implementation shall still provide at least one timing providing interface and shall document the equivalent measurement point for timing-performance declarations.

4.5 Optional Feature Claims

Optional features are conditional. If an implementation claims support for an optional feature, the implementation shall satisfy the mandatory requirements that apply to that feature.

Optional feature claims include, but are not limited to:

- Receive interfaces such as GNSS, PTP, NTP, White Rabbit, WiWi, WWVB, IRIG, PPS, or frequency-reference inputs.
- Providing interfaces such as PPS, frequency outputs, Time of Day outputs, PTP, PCIe PTM, or other host-bus time-transfer mechanisms.
- Host interface mappings such as PCIe, USB, serial, embedded memory-mapped interfaces, or implementation-specific mappings.
- Control protocols such as SMBus, I2C, I3C, IPMI, NC-SI, REST, gRPC, SNMP, Redfish, serial, or USB.
- Security functions such as authenticated management, signed firmware update, secure boot, encrypted telemetry, key storage, sanitization, or tamper response.
- Environmental profiles such as data-center, telecommunications, industrial, laboratory, or field deployment.
- Ensemble reference processing, holdover classes, or other enhanced timing functions.

Each optional feature claim shall identify the clause or subclause that defines the claimed behavior and shall identify any deviations or implementation-specific limits allowed by that clause.

4.6 Performance Conformance Strategy

Base conformance to this standard requires the bounded and reproducible performance reporting specified in Clause 6. It does not require a universal numeric minimum time-accuracy, frequency-stability, phase-noise, jitter, or holdover class.

An implementation may claim a vendor-defined or application-defined performance class. If such a class is claimed, the conformance statement shall identify the class, the metric limits, the measurement points, and the conditions under which the class applies.

4.7 Conformance Statement

The supplier of a conforming implementation shall provide a conformance statement. The conformance statement shall be publicly available or supplied with the product documentation and shall include, at a minimum:

- Product name, hardware revision, firmware revision, and relevant configuration profile.
- Claimed IEEE P3335 conformance scope.
- Supported timing receive interfaces and providing interfaces.
- Supported host interface mapping and control interface classes.
- Claimed conformance profiles from 4.4.
- Supported optional feature sets.
- Declared performance metrics and measurement points.
- Declared environmental operating and storage limits.
- References to datasheets, register maps, interface descriptions, calibration information, and test reports needed to evaluate the claim.

The conformance statement should be written so that an independent test laboratory or system integrator can determine which requirements apply without relying on unpublished implementation details.

4.8 Test Evidence

Conformance can be evaluated by functional testing, performance testing, documentation review, or a combination thereof.

Functional testing verifies that the implemented interfaces, state transitions, control operations, and fault responses behave as specified. Performance testing verifies that declared timing, frequency, holdover, and environmental metrics meet the supplier's stated limits using the measurement methods declared for the implementation.

When test evidence is used to support a conformance claim, the evidence shall identify:

- The device under test and configuration under test.
- The applicable IEEE P3335 clauses and optional feature claims.
- Test equipment, calibration status, and traceability path.
- Test environment, reference source, cabling, and measurement points.
- Pass/fail criteria and measured results.
- Any deviations, waivers, or limitations of the test method.

Annex B provides informative example test procedures that can be used as a starting point for such evidence. Its procedures do not add to or replace the normative conformance criteria.

4.9 Conformance Statement Proforma

Annex D provides an informative proforma for organizing the conformance statement required by 4.7. Use of the proforma is optional. The requirements in this clause and the applicable technical clauses remain the controlling source for conformance.

5. Architecture (Normative)

This clause defines the architectural requirements for a TimeCard. The architecture is specified in terms of externally observable functions, interfaces, behavior, and documentation. A TimeCard may be implemented as a discrete card, an embedded hardware block, an FPGA or ASIC function, an external module, or another implementation form that satisfies the requirements of this standard.

The architecture separates timing data-plane functions from management and control functions. Timing data-plane functions receive, generate, maintain, timestamp, and provide time, phase, and frequency. Management

1 and control functions configure, monitor, secure, and report the state of those timing functions. Figure 1
 2 shows the principal external relationships.




Figure 1: TimeCard context within a host system

3 5.1 Architectural Overview

4 A TimeCard is a timing subsystem that provides time, phase, frequency, or a combination thereof to a host
 5 system or downstream consumer. The host system may be a server, telecommunications platform, industrial
 6 controller, scientific instrument, embedded system, or other system that requires a traceable timing service.

7 A conforming TimeCard shall include the following externally observable capabilities:

- 8 • A local timing function capable of maintaining a unified timescale.
- 9 • At least one timing providing interface.
- 10 • At least one control interface.
- 11 • Published performance, interface, environmental, and conformance information sufficient for an imple-
 12 menter or operator to evaluate the claimed behavior.

13 A TimeCard may include one or more timing receive interfaces, one or more time-transfer interfaces, one or
 14 more host interface mappings, and one or more reference-selection or ensemble algorithms.

15 5.2 Implementation Boundary

16 The TimeCard implementation boundary is the set of interfaces through which the TimeCard exchanges
 17 timing signals, timestamp values, control information, status, telemetry, firmware, or power with the host
 18 system or external equipment.

19 An implementation shall document its implementation boundary. The documentation shall identify:

- 20 • Host interface mappings.
- 21 • Timing receive interfaces, if any.
- 22 • Timing providing interfaces.
- 23 • Control interfaces.
- 24 • Power, thermal, and mechanical dependencies.
- 25 • Measurement points used for declared performance values.

26 Internal partitioning is implementation-specific unless a claimed optional feature or interface mapping makes
 27 that partitioning externally observable.

5.3 Core Functional Blocks

A TimeCard architecture can be described by the following logical blocks. An implementation may combine or subdivide these blocks, provided that the externally observable behavior remains conformant.

5.3.1 Local Timing Function

The local timing function maintains the TimeCard's time, phase, and frequency state. It may be based on a quartz oscillator, OCXO, TCXO, CSAC, rubidium oscillator, atomic reference, DDS, host-provided clock, or another timing source.

The implementation shall document the oscillator or timing-source class used for each declared performance profile. The implementation shall document whether the local timing function is steerable, free-running, disciplined by external references, or operated as a primary reference.

5.3.2 Time Generator

The time generator produces the TimeCard's unified timescale. It may include counters, phase accumulators, timestamp interpolation, leap-second or timescale conversion logic, frequency steering, phase steering, or other timing logic.

The time generator shall support timestamp representations that permit unambiguous duration computation over the declared operating interval. If an implementation exposes a timescale that is not TAI, UTC, or the IEEE 1588 PTP timescale, the implementation shall document the mapping to the declared reference timescale.

The implementation shall document the supported timestamp range, epoch, granularity, resolution, and behavior at discontinuities such as leap seconds, leap smearing, holdover entry, reference failover, or manual time steps.

5.3.3 Timestamping Facility

If an implementation timestamps events, packets, register accesses, signal edges, or host-bus transactions, the timestamping facility shall derive those timestamps from the unified timescale. The implementation shall document the timestamping measurement point, timestamp latency or correction model, resolution, granularity, and known fixed offsets.

Hardware timestamping should be used for receive and providing interfaces where the supported protocol or physical interface permits it.

5.3.4 Receive Interfaces

Receive interfaces acquire external references that may be used to steer, discipline, initialize, monitor, or validate the unified timescale. Receive interfaces are specified in Clause 7.

An implementation may operate without a receive interface if it is designed for free-running, primary-reference, laboratory, or isolated holdover operation. If no receive interface is implemented, the conformance statement shall state that no external timing reference is supported.

5.3.5 Providing Interfaces

Providing interfaces distribute time, phase, frequency, or timestamp information from the TimeCard to a host system or downstream consumer. Providing interfaces are specified in Clause 7.

At least one providing interface shall be implemented. All providing interfaces implemented by a single TimeCard shall derive from the same unified timescale.

5.3.6 Control Interfaces

Control interfaces provide configuration, monitoring, alarms, telemetry, firmware management, and security operations. Control interfaces are specified in Clause 8.

At least one control interface shall be implemented. A control interface may be local, host-integrated, out-of-band, remote, or a combination thereof.

5.4 Unified Timescale

A TimeCard shall generate one unified timescale for each conforming TimeCard instance. All providing interfaces of that instance shall publish, encode, or derive from that unified timescale. Figure 2 illustrates the reference-to-egress flow.




Figure 2: Unified timescale flow

The implementation shall document:

- The reference timescale used internally or exposed externally.
- The relationship between the unified timescale and UTC, TAI, the IEEE 1588 PTP timescale, or another declared timescale.
- The alignment tolerance among all providing interfaces that claim phase or time alignment.
- The behavior during startup, warm-up, lock acquisition, reference failover, holdover entry, holdover exit, and manual time adjustment.

Analog or periodic providing interfaces that claim continuous phase shall not introduce an undocumented phase step during normal locked operation. If a phase step, holdover event, failover transient, or other discontinuity can occur, its detection and reporting mechanism shall be documented.

5.5 Reference Selection and Ensemble Operation

If more than one receive reference is implemented, the TimeCard shall provide a documented reference-selection policy. The policy shall identify priority, validity, quality, failure detection, fallback, recovery, and operator override behavior.

If an implementation claims ensemble reference operation, it shall document:

- Supported input reference types.
- Weighting, voting, or selection method at a level sufficient for operational evaluation.
- Health and alarm criteria.
- Behavior when one or more ensemble sources degrade or fail.
- Metrics exposed through the control interface.

Ensemble operation shall produce one selected or synthesized reference for disciplining the unified timescale. It shall not create multiple independent conforming timescales within the same TimeCard instance unless those instances are separately identified and separately documented.

5.6 Host and Time-Transfer Interfaces

A host interface mapping defines how a host system discovers, configures, reads, writes, timestamps, or receives time from a TimeCard. PCIe, USB, serial, memory-mapped embedded interfaces, network interfaces, and implementation-specific mappings may be used.

Each host interface mapping shall document:

- Physical and logical interface standards used.
- Discovery and enumeration behavior.
- Required driver-visible registers, messages, commands, or API elements.
- Endianness, alignment, units, and timestamp formats.
- Interrupts, polling requirements, and error reporting.
- Latency, asymmetry, and correction information required for time-transfer evaluation.

If PCIe PTM is implemented, the implementation shall document the PTM capability, the measurement point represented by PTM timestamps, and any correction terms needed to relate PTM time to other providing interfaces.

5.7 Performance and Measurement Architecture

Performance requirements in this standard are expressed as reporting and measurement requirements unless a technical clause explicitly states a numeric limit. This allows TimeCards to serve different use cases while making supplier claims comparable.

An implementation shall identify the measurement point for each declared metric. Metrics shall be reported with enough context to reproduce or evaluate the claim, including reference source, measurement bandwidth, observation interval, environmental conditions, warm-up conditions, and lock state.

The following performance categories shall be addressed when applicable to the implemented interfaces:

- Time accuracy relative to a declared reference.
- Time stability, including MTIE and TDEV where applicable.
- Frequency stability, including ADEV where applicable.
- Phase noise for periodic frequency outputs where applicable.
- Time jitter for pulse outputs where applicable.
- Holdover error versus elapsed time.
- Lock acquisition, recovery, and failover behavior.
- Environmental sensitivity relevant to the declared operating profile.

Clause 6 defines the required reporting details for these categories. Annex A provides informative metric background.

5.8 Power, Mechanical, and Environmental Architecture

Physical TimeCard implementations shall document the power, mechanical, thermal, connector, and environmental assumptions needed for safe operation and declared timing performance.

Embedded or virtualized TimeCard implementations shall document the host resources, clock dependencies, thermal assumptions, and integration constraints that affect declared timing performance.

Detailed environmental requirements are specified in Clause 9.

5.9 Optional Features and Extensions

An implementation may include optional features or vendor-specific extensions. Optional features and extensions shall not prevent baseline operation of the documented conforming interfaces.

1 Vendor-specific extensions shall be documented sufficiently to allow an operator to distinguish standardized
2 P3335 behavior from implementation-specific behavior. Reserved values, register fields, message types, and
3 identifiers shall not be repurposed in a way that conflicts with this standard.

4 **5.10 Documentation Requirements**

5 Manufacturers shall provide documentation sufficient to evaluate and integrate a conforming TimeCard. The
6 documentation shall include:

- 7 • Conformance statement required by Clause 4.
- 8 • Interface descriptions for all receive, providing, host, and control interfaces.
- 9 • Register maps, information models, schemas, command descriptions, or API descriptions needed to
10 use the implemented control interfaces.
- 11 • PLL or disciplining-loop type and bandwidth, or a statement that the implementation does not use
12 such a loop.
- 13 • Warm-up time to first usable output and warm-up time to declared full performance.
- 14 • Lock acquisition time, failover behavior, holdover entry and exit behavior, and recovery behavior.
- 15 • Declared performance metrics and measurement points required by Clause 6.
- 16 • Environmental and reliability information required by Clause 9.
- 17 • Traceability information sufficient for operational analysis, or an explicit statement that traceability is
18 not supported.
- 19 • All optional features claimed and all conditional requirements exercised by those claims.

20 Documentation should be publicly available for commercial products and available to integrators for non-
21 commercial, embedded, or custom implementations.

22 **5.11 Informative Time-Flow Narrative**

23 In a typical TimeCard, one or more receive interfaces acquire external timing references such as GNSS, PTP,
24 PPS, frequency references, or other sources. Reference-selection logic evaluates those inputs and selects
25 or synthesizes a reference. A disciplining function steers the local timing function. The time generator
26 maintains the unified timescale. Providing interfaces distribute that unified timescale as PPS, frequency,
27 Time of Day, packet timestamps, host-bus time, or other representations. Control interfaces report status,
28 telemetry, alarms, and configuration state.

29 When all usable external references are lost, the TimeCard normally enters holdover or free-running op-
30 eration. During holdover, the unified timescale continues according to the local timing function and any
31 holdover model implemented by the TimeCard. The TimeCard reports the state transition and exposes the
32 information needed to evaluate the declared holdover behavior.

33 **6. Performance Specifications (Normative)**

34 This clause defines the performance reporting and characterization requirements for TimeCard implemen-
35 tations. Base conformance does not define a single universal numeric performance class for all use cases.
36 Instead, it requires performance claims to be stated using common metrics, defined measurement points,
37 traceable methods, and declared operating conditions.

38 **6.1 Performance Declaration Model**

39 Suppliers shall publish performance declarations for each conforming TimeCard implementation. Each de-
40 clared value shall identify:

- 41 • The metric being reported.
- 42 • The measurement point.
- 43 • The operating mode, such as locked, holdover, free-running, warm-up, failover, or recovery.
- 44 • The reference source or reference timescale.

- The applicable temperature range, voltage range, airflow or cooling condition, and other environmental conditions.
- The minimum warm-up time and lock time required before the declaration applies.
- The observation interval, averaging time, bandwidth, sample count, or statistical confidence basis used.
- The measurement equipment class and traceability path.

Each required performance declaration shall include at least one bounded value or limit. Typical values can be provided in addition to, but not instead of, the bounded value.

6.2 Performance Classes

This standard uses a reporting-only base performance model. A TimeCard conforms to the base performance requirements when it reports the applicable metrics in this clause using the declared measurement methods and operating conditions.

Named numeric performance classes are not defined by this standard. A supplier, procurement profile, or application profile may define additional numeric classes. If an implementation claims such a class, the class shall identify all applicable metric limits, measurement points, operating states, and environmental conditions.

6.3 General Measurement Requirements

Measurement results used to support conformance claims shall be metrologically traceable to a recognized national metrology institute or another declared reference through a documented calibration chain. Measurement methods shall conform to the applicable definitions in IEEE Std 1139-2022, IEEE Std 1193-2022, ITU-T G.810, or ITU-T G.8260 when those metrics are used.

The measurement uncertainty, instrument noise floor, measurement bandwidth, averaging configuration, sample count, data treatment, and environmental conditions shall be documented with the reported result. The measurement point shall be identified in enough detail that another laboratory can reproduce the setup.

When a measured result is compared with a declared limit, the test report shall state the decision rule and treatment of measurement uncertainty. A pass/fail conclusion shall not silently treat an uncertainty interval that crosses the limit as an unqualified pass.

If the term **jitter** is used, the implementation documentation shall define the exact jitter metric, measurement bandwidth, sample population, and statistical calculation. Time jitter, phase noise, MTIE, TDEV, and ADEV shall not be used interchangeably.

6.4 Time Accuracy

Time accuracy declarations shall state the error of a TimeCard output or timestamp relative to a declared reference timescale or source.

For each time accuracy declaration, the supplier shall document:

- Source of standard time, such as GNSS system time, UTC(k), TAI, PTP grandmaster time, or another declared reference.
- Measurement point, such as 1PPS output, Time of Day output, PTP egress timestamp, PTM timestamp, or register-read timestamp.
- Maximum time error or another explicitly defined bounded statistic.
- Statistical basis, such as maximum observed value, percentile, RMS value, or confidence interval.
- Static error and dynamic error components when they are separately known.
- Valid temperature range and environmental profile.
- Minimum lock time before the declaration applies.
- Relationship between the declared source and UTC or TAI, if the declared source is not itself UTC or TAI.

1 If an implementation reports IEEE 1588 clockAccuracy values, the values shall correspond to the measured
2 or declared accuracy range for the applicable operating mode.

3 **6.5 Time Stability**

4 Time stability declarations shall characterize variation of the TimeCard time output or timestamp stream
5 over a defined observation interval.

6 Suppliers shall report MTIE for time outputs or timestamp streams for which bounded time-error behav-
7 ior is claimed. The MTIE declaration shall include observation intervals, measurement point, lock state,
8 environmental conditions, and applicable limit or measured result.

9 Suppliers should report TDEV for time outputs or timestamp streams where stochastic time deviation is
10 operationally relevant. TDEV declarations shall include averaging intervals and the method used to compute
11 the result.

12 **6.6 Frequency Stability and Phase Noise**

13 Frequency stability declarations shall characterize the frequency output or local timing function over one or
14 more averaging intervals.

15 Suppliers shall report frequency accuracy and temperature stability for the local timing function or for each
16 frequency output for which a frequency-performance claim is made.

17 Suppliers should report ADEV for frequency outputs or oscillator functions where long-term or short-term
18 frequency stability is relevant. ADEV declarations shall include the averaging intervals and measurement
19 point.

20 For periodic outputs such as 10 MHz, suppliers should report phase noise as a function of offset frequency.
21 Phase-noise declarations shall identify carrier frequency, offset-frequency range, measurement bandwidth,
22 instrument configuration, and measurement point.

23 **6.7 Pulse and Event Timing**

24 For pulse outputs such as 1PPS, suppliers shall document:

- 25 • On-time edge definition.
- 26 • Output polarity.
- 27 • Pulse width range.
- 28 • Rise and fall time measurement method.
- 29 • RMS time jitter or another explicitly defined short-term timing variation metric.
- 30 • Peak-to-peak or bounded time variation when claimed.
- 31 • Alignment to other providing interfaces of the same TimeCard.

32 For event-capture or timestamping inputs, suppliers shall document the event measurement point, timestamp
33 resolution, granularity, latency, fixed corrections, and known uncertainty contributors.

34 **6.8 Holdover Performance**

35 Holdover declarations shall characterize accumulated time error after loss of all applicable external synchro-
36 nization references.

37 For each holdover declaration, the supplier shall document:

- 38 • Holdover entry condition and triggering event.
- 39 • Reference source and lock duration before holdover begins.
- 40 • Minimum warm-up and stabilization conditions before holdover begins.
- 41 • Measurement point.
- 42 • Maximum time error or MTIE versus elapsed holdover time.

- Temperature profile and voltage conditions during holdover.
- Behavior when the reference is restored.

MTIE as defined by ITU-T G.810 or ITU-T G.8260 shall be used when reporting bounded holdover time error. Other holdover indicators, such as aging rate or estimated drift, may be reported in addition to MTIE.

6.9 Dynamic Operation

Suppliers shall characterize timing behavior during operational transitions that can affect output phase, frequency, or timestamp values. The characterization shall include, where applicable:

- Cold-start and warm-start lock acquisition time.
- Transition from locked operation to holdover.
- Transition from holdover to locked operation.
- Reference failover between two valid sources.
- Manual time step or frequency steering command.
- Firmware update or restart behavior if timing service is interrupted or degraded.

For each transition, the supplier shall document whether the unified timescale remains continuous, whether an output phase step can occur, and how the condition is reported through the control interface.

6.10 Environmental and System-Integration Effects

Performance declarations shall identify the environmental and host-system conditions under which the declared values apply. The following effects shall be characterized when applicable to the declared deployment profile:

- Temperature and thermal-gradient sensitivity.
- Input-voltage variation and supply noise sensitivity.
- Vibration sensitivity.
- Airflow and host thermal loading.
- Host-bus activity, electromagnetic interference, or crosstalk that can affect timing outputs.

If performance is declared only for a subset of the environmental range specified in Clause 9, that subset shall be explicitly stated.

6.11 Performance Documentation Checklist

The performance section of a datasheet or conformance statement shall include the following items when applicable:

Category	Required reporting content
Time accuracy	Reference source, measurement point, bounded error, statistic, temperature range, lock time
Time stability	MTIE and applicable TDEV intervals, measurement point, state, environmental profile
Frequency stability	Frequency accuracy, temperature stability, applicable ADEV intervals, measurement point
Phase noise	Carrier frequency, offset-frequency range, measurement bandwidth, phase-noise curve or limits
Pulse timing	Edge definition, pulse width, rise/fall time, time jitter definition, alignment to unified timescale
Holdover	Entry condition, prior lock duration, MTIE/error versus elapsed time, temperature profile
Transitions	Lock acquisition, failover, holdover exit, phase steps, reporting mechanism
Environment	Temperature, voltage, vibration, airflow, and host-integration assumptions

7. Timing Interfaces (Normative)

This clause specifies requirements for interfaces that receive or provide time, phase, frequency, and event-timestamp information. Requirements apply only to interfaces implemented or claimed by the TimeCard, except that every conforming implementation provides at least one providing interface as specified in Clause 4.

7.1 Interface classes

Timing interfaces are classified as follows:

- **Receive interfaces** acquire a reference used to initialize, discipline, validate, or monitor the unified timescale.
- **Providing interfaces** distribute a representation derived from the unified timescale.
- **Bidirectional timing interfaces** perform both functions, such as a packet interface that receives synchronization messages and provides timestamped messages.

Control operations and status associated with timing interfaces are specified in 7.4 and Clause 8.

7.2 Receive interfaces

7.2.1 Common declaration requirements

For each implemented receive interface, the supplier shall document:

- Interface type and direction.
- Referenced signal, protocol, and profile, including edition or revision.
- Connector, pin assignment, or logical endpoint.
- Electrical or optical levels, impedance, termination, polarity, and edge definition, as applicable.
- Message format, timescale, epoch, and on-time marker, as applicable.
- Valid input range and tolerance, including amplitude, pulse width, rise and fall time, frequency offset, noise, or packet conditions relevant to acceptance.
- Measurement point and any fixed delay, asymmetry correction, or latency correction applied by the TimeCard.
- Signal-presence, validity, and loss-of-signal criteria, including hysteresis or debounce behavior.
- Acquisition, rejection, and reacquisition behavior.
- Relationship between the received reference and UTC, TAI, or another declared timescale.

7.2.2 Recognized receive-interface types

The following interface types can be implemented:

- **PTP:** If PTP is implemented, protocol behavior shall conform to IEEE Std 1588-2019 or IEEE Std 802.1AS-2025 for the profile identified in the conformance statement.
- **NTP:** If NTP is implemented as a synchronization input, protocol behavior shall conform to IETF RFC 5905 for the mode and options identified in the conformance statement.
- **IRIG:** If an IRIG AM or DCLS input is implemented, its format shall conform to IRIG Standard 200-16 for the code and options identified in the conformance statement.
- **GNSS:** A GNSS input can include antenna RF, receiver data, 1PPS, frequency, or a combination thereof. The implementation shall identify the receiver protocol, supported constellations, antenna requirements, and relationship of the receiver timescale to the unified timescale.
- **Discrete pulse or frequency:** A receive interface can accept 1PPS, another pulse rate, a sine-wave frequency reference, or a logic-level clock. Its accepted waveform and on-time or phase marker shall be declared as required by 7.2.1.
- **Other time-transfer methods:** A TimeCard can implement White Rabbit, regional radio time, wireless time transfer, or another method. The supplier shall identify the governing specification and provide the declarations required by 7.2.1.

7.2.3 Reference selection and transition behavior

If more than one receive reference is implemented, reference selection shall conform to 5.5. The active source, source availability, source health, and transition state shall be observable through at least one control interface.

If operator selection or priority configuration is implemented, the supported operations and their effect on the active source shall be documented. Automatic selection, manual selection, and ensemble operation shall be distinguishable in reported state.

For each reference-loss, failover, and reacquisition transition, the supplier shall declare whether the unified timescale remains continuous, the maximum phase or frequency transient, and the control indication generated by the transition.

7.2.4 1PPS receive-interface declarations

If a 1PPS receive interface is implemented, the supplier shall document the input impedance, valid low and high voltage ranges, pulse-width range, on-time edge, rise- and fall-time tolerance, input protection range, and loss-of-signal thresholds. The declared values apply at the input measurement point with the declared termination.

7.3 Providing interfaces

7.3.1 Common declaration requirements

For each implemented providing interface, the supplier shall document:

- Interface type and referenced signal, protocol, or profile.
- Connector, pin assignment, or logical endpoint.
- Timescale, epoch, encoding, and on-time or phase marker.
- Electrical or optical levels, source impedance, termination, polarity, and drive capability, as applicable.
- Measurement point, fixed delay, applied correction, and known asymmetry.
- Granularity, resolution, update rate, and rollover behavior for digital representations.
- Alignment to the unified timescale and to other providing interfaces when alignment is claimed.
- Behavior and validity indication during startup, unlocked operation, holdover, failover, time adjustment, reset, and fault.

Typical providing interfaces include pulse outputs, frequency outputs, Time of Day messages, PTP, IRIG, PCIe PTM, host-bus timestamps, and synchronous logic clocks.

7.3.2 One pulse per second providing profile

An implementation claiming the Physical Timing Output conformance profile shall provide at least one 1PPS output.

The 1PPS output shall meet the following requirements at the declared connector with a 50 ohm load:

- The connector shall be an SMA female connector or a mechanically retained connector supplied with an adapter to SMA female.
- The low level shall be between -0.3 V and 0.3 V.
- The high level shall be between 1.2 V and 5.5 V.
- The rising edge shall be the on-time mark.
- The pulse width shall be at least 1 microsecond and not greater than 500 milliseconds.
- The 10% to 90% rise time of the on-time edge shall be less than 10 nanoseconds.

The supplier shall document the fall time, output protection behavior, fixed delay from the unified-timescale marker, RMS time jitter or other declared short-term variation metric, bounded time variation, measurement bandwidth, and measurement uncertainty.

1 The supplier shall state the maximum alignment error between the 1PPS output and each other providing
2 interface that claims alignment to it. For the Physical Timing Output profile, that maximum alignment error
3 shall be less than 100 nanoseconds unless a different application profile defining another limit is identified in
4 the conformance statement.

5 **7.3.3 Protocol and signal conformance**

- 6 • If an IRIG AM or DCLS output is implemented, its format shall conform to IRIG Standard 200-16 for
7 the code and options identified in the conformance statement.
- 8 • If PTP is implemented as a providing interface, protocol behavior shall conform to IEEE Std 1588-2019
9 or IEEE Std 802.1AS-2025 for the profile identified in the conformance statement.
- 10 • If PCIe PTM is implemented, PTM behavior shall conform to the PCI-SIG PCI Express Base Specifica-
11 tion Revision 5.0. An implementation using a later PCIe revision shall preserve the Revision 5.0 PTM
12 behavior required by this standard and shall identify the later revision in the conformance statement.
- 13 • If a pulse or frequency output claims ITU-T G.703 conformance, the output shall conform to the
14 applicable ITU-T G.703 requirements at the declared measurement point.

15 For a providing interface that does not claim one of these referenced formats, the supplier shall provide a
16 complete signal or protocol description sufficient to interoperate with the interface.

17 **7.3.4 Alignment and continuity**

18 Every providing interface shall derive its time, phase, frequency, or timestamp information from the unified
19 timescale specified in 5.4.

20 The supplier shall declare the maximum alignment error between each time- or phase-bearing providing
21 interface and the unified timescale. The declaration shall identify the measurement points, statistic or
22 bound, operating state, environmental conditions, and any applied correction.

23 If an interface can produce a phase step, repeated timestamp, skipped timestamp, non-monotonic value, or
24 invalid output during a state transition, that behavior shall be documented and shall be indicated through
25 the interface or a control object.

26 **7.3.5 Event timestamping**

27 If a TimeCard provides event or packet timestamps, each timestamp shall derive from the unified timescale.
28 The supplier shall document the capture point, timestamp format, resolution, granularity, latency, fixed
29 correction, uncertainty, and behavior when the unified timescale is invalid or discontinuous.

30 If timestamps are transferred across a host bus or software boundary, the mapping shall identify which delays
31 are included in the timestamp and which delays require correction by the consumer.

32 **7.4 Timing-interface control and status**

33 For each implemented timing interface, at least one control interface shall expose:

- 34 • Presence and implemented-capability status.
- 35 • Administrative enable state, if the interface can be enabled or disabled.
- 36 • Signal or link availability.
- 37 • Validity and active-source state, when applicable.
- 38 • Loss-of-signal, format, range, or protocol alarms relevant to the interface.
- 39 • Configuration values that affect the declared timing behavior.

40 The semantics of these values shall conform to the baseline information model in 8.10 or to a documented
41 extension as specified in 8.8. Authentication, authorization, update, and sanitization requirements are
42 specified in 8.6 and 8.11.

7.5 Physical and logical integration

Externally accessible timing connectors shall be labeled or keyed so that their function and direction can be determined during installation. The supplier shall document connector mating requirements, termination, maximum cable assumptions used in performance declarations, and any adapter needed to reach the standardized profile connector.

Vendor-specific interfaces and extensions shall not alter the behavior of a standardized interface or profile claimed by the implementation. A consumer that does not recognize an extension shall be able to ignore it without changing baseline operation.

7.6 Summary

This clause defines the declaration, signal, protocol, alignment, and state-reporting requirements needed to evaluate and integrate implemented timing interfaces. Clause 8 defines the associated control semantics, and Clause 6 defines the performance declarations for their measurement points.

8. Control Interfaces (Normative)

This clause specifies the control-plane requirements used to discover, configure, monitor, update, and manage a TimeCard. Every conforming implementation provides at least one control interface. A control interface can be local, host-integrated, out-of-band, remotely networked, or a combination of these forms.

8.1 Control-interface classes

Class	Examples	Principal use
Local hardware control	SMBus, I2C, I3C, GPIO	Board-level configuration and telemetry.
Host-integrated control	PCIe MMIO, command queues, driver APIs, USB	Host discovery, configuration, time access, and status.
Out-of-band control	IPMI, NC-SI, serial	Management independent of the host operating system.
Remote network control	REST, gRPC, Redfish, SNMP	Fleet management and remote telemetry.

An implementation can expose the same baseline information through more than one class. The semantic value of an object shall not change solely because a different control interface is used.

8.2 Baseline control capabilities

At least one implemented control interface shall provide access to the required baseline objects in 8.10.2. Collectively, the implemented control interfaces shall provide the following capabilities:

- Read implementation identity, revision, profile, and capability information.
- Read the unified-timescale state and a coherent time value.
- Read active and available synchronization-source information.
- Read active alarm and security-state information.
- Discover whether conditional configuration, telemetry, event, update, and sanitization operations are supported.

A writable operation is required only when the corresponding configurable feature is implemented or a conformance profile explicitly requires it.

8.3 Protocol mappings

8.3.1 SMBus, I2C, and I3C

An SMBus implementation shall conform to the SMBus specification cited in Clause 2 for the version identified in the conformance statement. An I3C implementation shall conform to the MIPI I3C Basic specification cited in Clause 2 for the version identified in the conformance statement.

An I2C-only implementation shall identify the I2C specification and revision used. For each local hardware control mapping, the supplier shall document addressing, bus speed, transfer size, byte order, clock-stretching behavior, timeout behavior, reset behavior, and the mapping of baseline objects.

8.3.2 PCIe configuration and MMIO

A PCIe control mapping shall satisfy 8.9. If PCIe PTM is implemented, the PCIe function shall expose the PTM capability structures required by the PCI-SIG PCI Express Base Specification Revision 5.0.

8.3.3 IPMI and NC-SI

An implementation claiming IPMI control shall conform to DMTF DSP0236 for the IPMI version and command scope identified in the conformance statement. Vendor or P3335-specific commands shall use an assigned or documented extension mechanism and shall not redefine standard commands.

An NC-SI mapping shall identify the NC-SI specification revision, package and channel discovery behavior, command set, and mapping of baseline objects.

8.3.4 REST, gRPC, SNMP, and Redfish

A network API shall publish a machine-readable schema or object description that identifies its version and maps operations to the baseline objects in 8.10.

An implementation claiming SNMP control shall conform to the architecture in IETF RFC 3411 for the SNMP version and management scope identified in the conformance statement. The supplier shall identify the management information base modules and object identifiers used.

REST, gRPC, and Redfish mappings shall document resource or service discovery, schema versioning, error responses, authentication method, and update compatibility.

8.3.5 Serial and USB

A serial or USB mapping shall document physical or USB class behavior, framing, command syntax or schema, encoding, flow control, timeout behavior, and the mapping of baseline objects. A human-readable command interface can be provided in addition to a machine-readable mapping.

8.4 Common mapping requirements

Each control-interface mapping shall define:

- A mapping name and major and minor version.
- Discovery and enumeration behavior.
- Data encoding, byte order, alignment, transfer size, and string encoding.
- Mapping of required and conditional objects.
- Object support, validity, stale-data, unavailable, and fault reporting.
- Error responses for unsupported operations, invalid values, reserved values, malformed requests, and access denial.
- Concurrency and atomicity behavior for multi-field values and configuration changes.
- Reset, restart, and persistence behavior.
- Compatibility behavior for unknown objects, fields, enumeration values, and extensions.

1 A change that removes an object, changes its units or meaning, narrows its valid range, or changes its access
2 semantics shall increment the mapping major version. A backward-compatible addition shall increment the
3 mapping minor version.

4 Unknown optional objects or fields shall be ignored by a consumer. A consumer shall not write a reserved
5 value. An implementation receiving a reserved or invalid write value shall reject the operation without
6 changing the prior value.

7 **8.5 Read consistency and configuration changes**

8 Values representing one logical observation shall be returned coherently. In particular, a timestamp split
9 across multiple transport words shall use a latch, snapshot command, sequence counter, retry rule, or
10 equivalent mechanism that prevents fields from different seconds or update cycles from being combined.

11 For a configuration operation affecting timing behavior, the interface shall report whether the operation was
12 accepted, when it became effective, and whether it caused or can cause a phase step, frequency transient,
13 loss of lock, restart, or interruption of a providing interface.

14 Configuration writes shall either complete as one documented operation or report partial completion and
15 the resulting state. A failed write shall not silently leave an indeterminate configuration.

16 **8.6 Access control and security state**

17 Every control interface shall document its authentication, authorization, transport protection, update au-
18 thorization, audit, key-storage, and sanitization capabilities. The `SECURITY_STATE` object shall report the
19 mechanisms supported and their current verified or active state.

20 Requirements for the Managed TimeCard and Secure Infrastructure TimeCard profiles are specified in 8.11.
21 A control interface not claiming either profile can omit authentication only when the omission is declared in
22 the conformance statement.

23 Security failure shall not be reported as normal successful completion. Authentication failures, authorization
24 denials, firmware verification failures, and sanitization failures shall be distinguishable to an authorized
25 operator.

26 **8.7 Events and telemetry**

27 If event reporting is implemented, each event record shall include a timestamp or an explicit indication that
28 valid time was unavailable, a severity, a source, an event type, and event-specific data. The event timestamp
29 measurement point and timescale shall be documented.

30 The following state changes shall generate an event when the corresponding function and event reporting
31 are implemented:

- 32 • Reference acquired, rejected, selected, degraded, or lost.
- 33 • Lock acquired or lost.
- 34 • Holdover entered or exited.
- 35 • Time step, frequency step, or discontinuity detected.
- 36 • Environmental or power threshold crossed.
- 37 • Firmware update, boot-integrity check, authentication, authorization, or sanitization completed or
38 failed.

39 If telemetry streaming is implemented, the supplier shall document rate limits, timestamp behavior, dropped-
40 sample indication, ordering, backpressure, and the relationship between streamed values and on-demand
41 reads.

8.8 Extensions

An implementation can provide vendor-specific objects, commands, registers, messages, and telemetry. Extensions shall use a documented namespace or identifier range and shall not change the meaning of baseline objects.

Unknown extensions shall be safely ignorable. Reserved P3335 identifiers and values shall not be assigned to vendor-specific behavior.

8.9 PCIe host interface profile

An implementation claiming the PCIe Host Mapping conformance profile shall expose a discoverable PCIe function associated with the TimeCard timing and control functions.

The PCIe mapping shall document:

- Vendor ID, device ID, class code, subsystem identifiers, and revision identifier.
- PCIe Base Specification revision and discovery behavior.
- BAR, capability, command-queue, or driver-API resources used by the mapping.
- Mapping signature and major and minor version at a documented discovery location.
- Interrupt or polling behavior.
- Function-level, fundamental, and software-reset behavior.
- Persistence of configuration and time state across each reset type.
- Error reporting for unsupported, malformed, reserved, or unauthorized accesses.
- Timestamp format, epoch, timescale, granularity, rollover, and atomic-read mechanism.
- Measurement point and correction terms relating PCIe or PTM time to the unified timescale and other providing interfaces.

The PCIe mapping shall expose all required baseline objects in 8.10.2 through MMIO, a command or queue interface, a driver API, or a documented combination thereof. The conformance statement shall identify which mapping is the interoperable baseline for the implementation.

If PCIe PTM is implemented, the TimeCard shall expose the standard PTM capability structures and shall document the PTM measurement point and correction model.

8.10 Baseline control information model

The baseline information model defines transport-neutral object names, data semantics, access modes, and units. A protocol mapping can use registers, messages, resources, attributes, or API calls, provided that it preserves these semantics and satisfies 8.4 and 8.5.

8.10.1 Data types and object status

Type	Description
<code>bool</code>	Boolean false or true.
<code>uint8</code> , <code>uint16</code> , <code>uint32</code> , <code>uint64</code>	Unsigned integer of the indicated width.
<code>int64</code>	Signed 64-bit integer.
<code>enum</code>	One value from a defined symbolic set.
<code>string</code>	UTF-8 string with a mapping-defined maximum length.
<code>set</code>	Unordered set of defined symbolic values.
<code>timestamp</code>	Atomic structure containing seconds, nanoseconds, timescale, validity, and optional uncertainty.
<code>record</code>	Structure whose fields are defined by the object or mapping.

Access modes are R for read-only, W for write-only, and R/W for read/write. Every read response shall distinguish `valid`, `unavailable`, `unsupported`, `stale`, and `fault` when those states can occur in the mapping.

1 For a **timestamp**, nanoseconds shall be in the range 0 through 999 999 999. The seconds and nanoseconds
2 fields shall represent the same measurement instant and shall satisfy the coherent-read requirement in 8.5.

3 8.10.2 Required baseline objects

4 The following objects shall be exposed through at least one control interface:

Object	Access	Type	Units	Semantics
TC_MODEL	R	string	none	Product or implementation model identifier.
TC_HW_REV	R	string	none	Hardware or implementation revision; not-applicable for an implementation without hardware.
TC_FW_REV	R	string	none	Active firmware, gateway, or software revision; not-applicable when none exists.
TC_INFO_MODEL_REV	R	string	none	P3335 information-model revision implemented.
TC_PROFILE	R	set	none	Conformance profiles claimed by the active configuration.
TC_CAPS	R	set	none	Implemented interface and feature capabilities.
TC_STATE	R	enum	none	Overall unified-timescale operating state.
TC_TIMESCALE	R	enum	none	Timescale represented by TC_TIME and timing telemetry.
TC_TIME	R	timestamp	s, ns	Coherent unified-timescale value at the declared read measurement point.
SYNC_SRC_ACTIVE	R	string	none	Identifier of the source currently used to discipline or validate the unified timescale; none when no source is active.
SYNC_SRC_AVAIL	R	set	none	Identifiers of synchronization sources currently available for selection or monitoring.
ALARM_ACTIVE	R	set	none	Active alarm identifiers; an empty set indicates no active alarm.
SECURITY_STATE	R	record	none	Supported and active security mechanisms and the result of the most recent integrity verification.

1 A required baseline object shall not report **unsupported**. It can report **unavailable**, **stale**, or **fault** only
2 when that state is meaningful and distinguishable from a valid value.

3 8.10.3 Conditional baseline objects

4 The following objects are required when the corresponding capability is advertised in TC_CAPS:

Object	Access	Type	Units	Applicability and semantics
SYNC_SRC_SELECTION	R/W	string	none	Implementations supporting operator source selection; selected source or selection policy.
SYNC_SRC_HEALTH	R	record	none	Implementations with receive interfaces; health and rejection reason for each source.
PHASE_ERR	R	int64	ps	Implementations reporting phase error; value relative to the identified source and measurement point.
FREQ_OFFSET	R	int64	1e-15	Implementations reporting fractional frequency offset; value relative to the identified source.
MTIE_EST	R	uint64	ps	Implementations reporting estimated or measured MTIE; paired with MTIE_INTERVAL.
MTIE_INTERVAL	R	uint64	s	Observation interval associated with MTIE_EST.
HOLDOVER_ELAPSED	R	uint64	s	Implementations supporting holdover; elapsed time since holdover entry.
TEMP_LOCAL	R	int64	mdegC	Implementations reporting a local timing-function temperature; sensor location is declared.
EVENT_COUNT	R	uint32	count	Implementations with an event log; number of readable retained events.
EVENT_READ	R	record	none	Implementations with an event log; next or selected event record.
TRACEABILITY_STATE	R	enum	none	Implementations reporting traceability; current relationship to the declared reference.
UPDATE_CMD	W	record	none	Implementations supporting controlled firmware, gateware, or software update.
SANITIZE_CMD	W	record	none	Implementations claiming sanitization; scope and authorization parameters.

5 A conditional object advertised in TC_CAPS shall not report **unsupported**. An unadvertised conditional
6 object can report **unsupported** when addressed through a mapping that permits object probing.

7 8.10.4 Common symbolic values

8 TC_PROFILE shall use the profile names **base**, **physical-timing-output**, **pcie-host-mapping**,
9 **managed-timecard**, and **secure-infrastructure-timecard** for the corresponding profiles in 4.4.

10 TC_STATE shall distinguish at least **unknown**, **initializing**, **warming-up**, **free-running**, **acquiring**,
11 **locked**, **holdover**, **degraded**, and **fault**.

12 TC_TIMESCALE shall distinguish at least **unknown**, **TAI**, **UTC**, **PTP**, and **other-declared**. If **other-declared**
13 is used, the mapping to a declared reference timescale shall be documented.

14 Unknown symbolic values received by a consumer shall be preserved when forwarding and otherwise treated
15 as unknown. A mapping that encodes symbolic values numerically shall document the numeric assignments
16 and reserve an extension range.

8.10.5 GNSS conditional objects

If a GNSS receive capability is advertised in TC_CAPS, the following objects shall be exposed:

Object	Access	Type	Units	Semantics
GNSS_INSTANCES	R	uint8	count	Number of GNSS receiver instances.
GNSS_ENABLE	R/W	set	none	Enabled receiver-instance identifiers, when receiver enable control is supported.
GNSS_CONST_AVAIL	R	record	none	Available constellations for each receiver instance.
GNSS_CONST_ENABLE	R/W	record	none	Enabled constellations for each receiver instance, when configuration is supported.
GNSS_LOCK_STATE	R	record	none	Acquisition or lock state for each receiver instance.
GNSS_ANTENNA_STATE	R	record	none	Antenna state for each receiver instance, including unknown, valid, open, short, or degraded when detectable.

The common constellation identifiers are GPS, Galileo, GLONASS, BeiDou, QZSS, and NavIC. Additional constellation identifiers shall use the extension mechanism defined by the control mapping.

8.11 Security profiles

8.11.1 Baseline security declaration

All conforming implementations shall document the security properties of each control interface, including physical access assumptions. The documentation shall state whether authentication, authorization, encrypted transport, signed update, boot integrity verification, protected key storage, anti-rollback protection, event auditing, tamper response, and sanitization are supported.

8.11.2 Managed TimeCard profile

An implementation claiming the Managed TimeCard profile shall meet the following requirements:

- A networked or remotely reachable control interface shall authenticate the user or machine before permitting configuration or update operations.
- Authorization shall distinguish monitoring, configuration, update, security-administration, and sanitization privileges when those operations are implemented.
- Default shared credentials shall be replaced or changed before remote configuration is enabled.
- An update payload shall be integrity-checked before installation.
- Security-relevant successes and failures shall be recorded when event logging is implemented.
- The security protocol, version, credential lifecycle, and recovery procedure shall be documented.

8.11.3 Secure Infrastructure TimeCard profile

An implementation claiming the Secure Infrastructure TimeCard profile shall meet the Managed TimeCard profile and the following additional requirements:

- Firmware, gateware, and other executable update payloads shall be digitally signed and verified against an authorized trust anchor before activation.
- The update mechanism shall prevent installation of an unauthorized rollback version unless an explicitly authorized recovery procedure is used.
- Secure boot or measured boot shall verify executable integrity before the timing service enters the locked state.
- Private keys and credentials shall be stored in hardware-backed or equivalently protected storage whose protection mechanism is documented.
- Remote IP-based management shall use an encrypted, peer-authenticated transport.
- Privileged operations shall provide replay and message-injection protection.
- Sanitization shall erase the sensitive keys, credentials, and security-relevant configuration identified in the sanitization scope.
- Sanitization completion or failure shall be reported, and a failed sanitization shall not be reported as successful.

8.12 Summary

This clause defines a transport-neutral baseline control model and the requirements that each protocol binding preserves. The model supports common integration while allowing transport-specific and vendor-specific extensions to evolve through explicit versioning and namespaces.

9. Environmental Specifications (Normative)

This clause specifies environmental, mechanical, electrical, qualification, and lifecycle information needed to evaluate a TimeCard and its declared timing performance. It uses a declaration model because the applicable limits depend on implementation form and deployment environment.

9.1 Applicability

A conforming implementation shall identify its intended deployment environment and implementation form. Physical TimeCards shall provide the declarations applicable to their enclosure, board, connectors, power, cooling, and service conditions. Embedded or virtualized implementations shall identify the host-provided environmental and resource conditions on which their declared performance depends.

An environmental declaration shall distinguish:

- **Operating limits**, within which the implementation is functional.
- **Full-performance limits**, within which the Clause 6 performance declarations apply.
- **Storage and transport limits**, within which the unpowered implementation is not permanently damaged.
- **Survival limits**, if claimed, after which operation can require inspection, recalibration, or repair.

9.2 Operating and storage conditions

9.2.1 Temperature

The supplier shall declare the operating, full-performance, and storage temperature ranges that apply at identified measurement locations. The declaration shall state whether the temperature is ambient, inlet-air, component, case, junction, or another defined quantity.

The supplier shall declare warm-up conditions and any thermal stabilization interval needed before full-performance limits apply. Temperature coefficients or bounded timing deviations shall be reported as required by 6.10 and 9.5.

9.2.2 Humidity and condensation

For a physical implementation, the supplier shall declare the operating and storage relative-humidity ranges and whether the limits are non-condensing. If condensation, conformal coating, sealing, or corrosion protection affects use or recovery, the relevant condition and procedure shall be documented.

9.2.3 Altitude, pressure, and cooling

If altitude or ambient pressure affects cooling, electrical spacing, oscillator behavior, or declared performance, the supplier shall declare the applicable altitude or pressure range and any derating.

The supplier shall document cooling assumptions needed for safe operation and full performance, including airflow direction and minimum airflow, heat-sink or cold-plate requirements, allowable inlet temperature, or host thermal design requirements, as applicable.

9.3 Mechanical conditions

9.3.1 Form factor and installation

A physical implementation shall document dimensions, mass, mounting points, connector locations, installation orientation, keep-out areas, insertion or extraction constraints, and retention requirements. If a standardized form factor is claimed, the conformance statement shall identify the governing specification and revision.

9.3.2 Shock and vibration

If operation, survival, or performance under shock or vibration is claimed, the supplier shall declare the test profile, axes, mounting fixture, operating state, sample quantity, acceptance criteria, and test method. Frequency sensitivity to vibration shall be characterized using IEEE Std 1193-2022 or another method identified in the conformance statement.

9.3.3 Connectors and cabling

The supplier shall document mating connectors, retention or torque requirements, expected mating cycles where relevant, cable strain-relief assumptions, and environmental limitations for externally accessible timing and RF connectors.

9.4 Electrical and electromagnetic conditions

9.4.1 Power

For each power source, the supplier shall document nominal voltage, operating tolerance, maximum steady-state power, startup or inrush behavior, sequencing, auxiliary or standby power, and behavior outside the operating range.

An implementation powered through a standardized host interface shall conform to the power, sequencing, reset, and current limits of the identified host-interface specification. The supplier shall document which state, configuration, time, and calibration information persists through each power interruption or reset condition.

9.4.2 Supply sensitivity and interruption

The effect of input-voltage variation and supply noise on declared timing performance shall be characterized when applicable. If ride-through, backup energy, or uninterrupted holdover is claimed, the supplier shall declare the interruption profile, supported duration, load condition, output behavior, and recovery behavior.

9.4.3 EMC and ESD

For a physical implementation, the supplier shall identify each EMC emission, immunity, and ESD standard for which conformity is claimed, including edition, test level, port classification, configuration, and result. P3335 conformance does not by itself constitute regulatory approval or EMC/ESD certification.

The supplier shall document any operating restriction, cable, enclosure, grounding, or shielding condition required for a claimed EMC, ESD, or timing-performance result.

9.5 Environmental performance characterization

Environmental measurements supporting a conformance claim shall satisfy the measurement requirements in 6.3. For each environmental factor evaluated, the report shall identify:

- Applied stimulus, range, rate of change, dwell, and sequence.
- TimeCard operating state, active reference, and configuration.
- Measurement point and monitored timing metric.
- Test equipment, calibration status, and measurement uncertainty.
- Number of specimens and preconditioning.
- Performance limit and pass/fail rule.
- Pre-test, during-test, and post-test results.
- Recovery or recalibration performed after the test.

Within the declared full-performance range, measured performance shall remain within the applicable bounded declarations from Clause 6. Within the wider operating range, the implementation shall remain functional and shall indicate when full-performance bounds are not valid.

9.6 Reliability, service life, and calibration

9.6.1 Reliability declarations

If MTBF, failure rate, availability, or another reliability metric is claimed, the supplier shall document the metric definition, prediction or field-data method, environment, duty cycle, confidence basis, exclusions, and source data revision. A predicted reliability value shall be distinguishable from a field-observed value.

9.6.2 Service-life items

The supplier shall identify components or stored data with a service-life limitation that can affect timing service, including batteries, fans, nonvolatile-memory endurance, oscillators, and calibration data, as applicable. The documentation shall state the rated interval or endurance, replacement or maintenance action, and effect of expiration or failure.

9.6.3 Calibration and traceability

If calibration is required to maintain a declared performance bound, the supplier shall document the calibration interval or triggering condition, measurement point, reference, procedure, adjustable parameters, and post-calibration verification. Calibration records shall identify the implementation revision, date, result, uncertainty, and traceability chain.

9.7 Environmental documentation checklist

The conformance statement or referenced product documentation shall include, as applicable:

Category	Required content
Deployment	Intended environment and implementation form.
Temperature	Operating, full-performance, storage, and survival ranges; measurement location; warm-up.

Category	Required content
Humidity	Operating and storage ranges; condensation condition.
Altitude and cooling	Range, derating, airflow direction and rate, or other cooling dependency.
Mechanical	Form factor, dimensions, mass, mounting, retention, shock, and vibration claims.
Power	Rails, tolerances, consumption, inrush, sequencing, reset, persistence, and interruption behavior.
EMC and ESD	Claimed standards, editions, levels, configurations, restrictions, and results.
Performance	Environmental characterization method, uncertainty, limits, and qualification evidence.
Lifecycle	Reliability basis, service-life items, maintenance, and calibration.

9.8 Regulatory note (Informative)

Manufacturers and integrators remain responsible for the safety, electromagnetic, environmental, spectrum, and other legal requirements of the jurisdictions in which a product is produced, installed, or operated. P3335 defines TimeCard conformance and does not grant regulatory approval.

10. Applications and Best Practices (Informative)

This clause provides deployment considerations for TimeCard systems. It does not add conformance requirements. Application-specific accuracy, availability, security, safety, and regulatory limits remain the responsibility of the system designer and operator.

10.1 Selecting a TimeCard

A useful selection process begins with the system timing requirement and works back to the TimeCard measurement point. The evaluation should consider:

- Required timescale and traceability path.
- Maximum permitted time error, frequency offset, or phase error at the consuming application.
- Network, host-bus, software, cable, and interface error between the TimeCard measurement point and that application.
- Required availability and maximum duration of reference loss.
- Environmental and host-integration conditions.
- Monitoring, update, access-control, and recovery needs.

Timestamp granularity or oscillator type alone does not establish end-to-end accuracy. The complete error and uncertainty path should be evaluated.

10.2 Application considerations

10.2.1 Data centers and distributed computing

TimeCards can serve as PTP grandmasters, host timing sources, or monitored references. Deployments commonly consider redundant references, independent failure domains, hardware timestamping, host PHC integration, monitoring at scale, and the effect of network asymmetry. The relevant accuracy target should be set by the application rather than inferred from the interface technology.

10.2.2 Telecommunications

Telecommunications deployments can require specific PTP or frequency-synchronization profiles and bounded holdover during reference failure. Source traceability, packet-network support, asymmetry, environmental

qualification, and profile-specific limits should be evaluated together.

10.2.3 Regulated event timestamping

Financial, industrial, and other regulated systems can require demonstrable traceability, bounded divergence from UTC, retained evidence, and controlled configuration. Operators should map the applicable rule to the actual event-timestamp measurement point and include all distribution and capture delays in the uncertainty analysis.

10.2.4 Power and industrial systems

Industrial and power-system deployments can combine precise timing requirements with extended environmental, EMC, safety, and availability constraints. Applicable industry profiles, qualification standards, isolation, grounding, and fail-safe behavior should be identified by the system specification.

10.2.5 Scientific and metrology systems

Scientific applications can prioritize phase coherence, low phase noise, long observation intervals, or calibration access. The selected metrics and test setup should match the experiment's sensitivity and should preserve raw observations needed for later analysis.

10.3 Installation

10.3.1 Thermal and mechanical integration

The host should provide the airflow, inlet temperature, orientation, and mounting conditions used by the supplier's full-performance declaration. Large local heat sources and changing fan policies can introduce thermal gradients that are not represented by ambient temperature alone.

10.3.2 Cabling and delay

Cable type, length, temperature coefficient, connector condition, termination, and adapter delay can materially affect a physical timing measurement point. Fixed corrections should use a consistent sign convention and should be recorded with uncertainty. Installation changes that alter the timing path should trigger review or recalibration.

10.3.3 Antenna and RF paths

GNSS antenna placement should provide the required sky view and should account for cable loss, antenna power, lightning protection, RF interference, jamming, spoofing, and shared-failure risks. Antenna delay and receiver configuration should be included in the declared reference path.

10.4 Operation and maintenance

10.4.1 Reference policy

Reference priorities and qualification thresholds should reflect independence, accuracy, stability, and failure behavior. A secondary source that shares an antenna, power supply, network path, or upstream clock with the primary source might not provide meaningful redundancy.

10.4.2 Monitoring and alarms

Operators should monitor source availability, active source, lock state, holdover elapsed time, phase error, frequency offset, environmental conditions, alarms, and software revisions. Alert thresholds should be tied to the time remaining before an application limit can be exceeded, not only to device state names.

10.4.3 Updates and configuration

Configuration and update changes should be staged, authorized, recorded, and evaluated for their effect on time continuity. A rollback plan should account for configuration compatibility, security policy, calibration data, and the possibility that timing service is interrupted during recovery.

10.4.4 Calibration and evidence retention

Calibration and verification intervals should be based on the declared performance, observed aging, environmental exposure, and application risk. Records should preserve the device identity, configuration, reference chain, uncertainty, result, and processing method.

10.5 Common integration failures

Symptom	Possible cause	Investigation
Constant offset	Cable or antenna delay, wrong edge, epoch mismatch, or unapplied correction	Trace the measurement point and correction sign through the complete timing path.
Intermittent source loss	Marginal signal level, RF interference, packet loss, threshold hysteresis, or shared infrastructure	Correlate source health, raw signal indicators, network data, and event logs.
Excessive holdover error	Initial frequency offset, temperature change, aging, insufficient preconditioning, or model error	Compare the holdover test conditions with the supplier declaration and recorded environment.
Host timestamp disagreement	Different epochs or timescales, non-atomic reads, host-bus delay, or software conversion error	Validate the timestamp mapping, rollover behavior, atomicity, and correction model.
Unexpected phase step	Reference switch, manual adjustment, restart, or invalid continuity assumption	Correlate physical outputs with control state and transition events.
Management loss during host fault	Control path shares host power, software, or network dependencies	Review the intended out-of-band boundary and shared-failure assumptions.

Annex A: Metrics (Informative)

This annex summarizes timing and frequency metrics used by the normative performance declarations in Clause 6. The controlling definitions and calculation methods are those in the normative references cited by the applicable requirement.

A.1 Metric selection

No single metric characterizes every aspect of a TimeCard. A useful declaration selects metrics according to the behavior being evaluated:

Behavior	Common metric or result
Offset from a reference timescale	Time error with a stated bound or statistic
Bounded time variation	MTIE
Stochastic time variation	TDEV
Fractional-frequency stability	ADEV or modified ADEV
Spectral purity of a periodic output	Phase noise

Behavior	Common metric or result
Short-term edge variation	A specifically defined time-jitter statistic
Reference-loss behavior	Time error or MTIE versus elapsed holdover time

The metric name alone is insufficient. The measurement point, operating state, averaging or observation interval, bandwidth, environmental conditions, and uncertainty determine what a result means.

A.2 Allan deviation

Allan deviation (ADEV) characterizes fractional-frequency stability as a function of averaging time τ . For N successive fractional-frequency averages $\bar{y}_i$ of duration τ , the non-overlapping estimator is:

$$\sigma_y(\tau) = \sqrt{\frac{1}{2(N-1)} \sum_{i=1}^{N-1} (\bar{y}_{i+1} - \bar{y}_i)^2}.$$

Overlapping estimators use more of the available data and can provide better confidence, but the estimator, sampling interval, dead time, preprocessing, and confidence basis should be reported. ADEV values from different averaging intervals or estimator configurations are not directly interchangeable.

A.3 Time deviation

Time deviation (TDEV) characterizes stochastic time variation as a function of averaging time. It is related to modified Allan deviation $\text{mod } \sigma_y(\tau)$ by:

$$\text{TDEV}(\tau) = \frac{\tau}{\sqrt{3}} \text{mod } \sigma_y(\tau).$$

TDEV is useful when assessing time-transfer noise and wander. A report should identify the underlying time-error sequence, sampling interval, averaging factors, filtering, and treatment of gaps or outliers.

A.4 Maximum time interval error

Maximum time interval error (MTIE) is the maximum peak-to-peak time-error variation in any observation window of duration τ . For a time-error function $x(t)$ over the available record, it can be expressed as:

$$\text{MTIE}(\tau) = \max_{t_0} \left[\max_{t_0 \leq t \leq t_0 + \tau} x(t) - \min_{t_0 \leq t \leq t_0 + \tau} x(t) \right].$$

MTIE is a worst-observed-window statistic. The total record length, sampling interval, treatment of missing data, and observation intervals should accompany a reported curve or limit.

A.5 Phase noise

Single-sideband phase noise $\mathcal{L}(f)$ describes noise power in a 1 Hz bandwidth at offset frequency f from a carrier, relative to carrier power, and is normally reported in dBc/Hz. A declaration should identify carrier frequency, offset-frequency range, resolution and measurement bandwidths, cross-correlation settings if used, instrument floor, and any spurs excluded from the noise trace.

Phase noise is a frequency-domain metric. It should not be substituted for a time-domain jitter, ADEV, TDEV, or MTIE result without a stated conversion method and integration limits.

A.6 Time jitter

The word *jitter* has several domain-specific meanings. For a pulse or event stream, a TimeCard declaration should define:

- The ideal event model and any trend or deterministic component removed.
- The event or edge used as the measurement marker.
- Measurement bandwidth and observation interval.
- Sample count and handling of missing or invalid events.
- Statistic, such as RMS, standard deviation, peak-to-peak observed range, percentile, or bounded maximum.
- Whether fixed offset is included or removed.

Peak-to-peak observed range depends strongly on sample count and observation time. RMS and standard deviation are equivalent only under the stated centering convention. These details are therefore part of the metric definition.

A.7 Accuracy, precision, resolution, and granularity

Term	Use in this standard
Accuracy	Qualitative closeness to a reference value; numerical claims are expressed using a defined error and uncertainty.
Precision	Closeness of agreement among repeated indications under stated conditions.
Resolution	Smallest change in a measured quantity that produces a perceptible change in indication.
Granularity	Smallest step representable by an encoding or interface.

A fine timestamp granularity does not by itself imply equally fine resolution, precision, or accuracy.

A.8 Holdover time error

During holdover, time error can be represented conceptually as:

$$x_H(t) = x_0 + y_0 t + \frac{1}{2} D t^2 + \int_0^t n_y(u) du,$$

where x_0 is time error at holdover entry, y_0 is initial fractional-frequency offset, D is a linear fractional-frequency drift rate, and n_y represents residual frequency fluctuations. Temperature, aging, retrace, supply sensitivity, and the quality of the pre-holdover estimate can alter these terms.

A holdover declaration should therefore identify the prior lock duration and source, entry condition, elapsed holdover interval, temperature profile, initial error treatment, and behavior on reference restoration.

A.9 Ensemble and correlation considerations

For N independent sources with equal variance, ideal averaging reduces standard deviation by a factor of $\sqrt{N}$, giving an ensemble deviation proportional to $1/\sqrt{N}$. Real sources can share environmental, receiver, antenna, power, or network errors, so correlation reduces or eliminates that benefit.

An ensemble result should identify the source population, weighting or selection method, correlation assumptions, rejection criteria, and behavior as sources become unavailable or degraded.

A.10 Environmental sensitivity

Common environmental sensitivity quantities include fractional-frequency change per degree of temperature, fractional-frequency change per unit acceleration, supply sensitivity, and aging rate. Reports should distinguish static sensitivity from transient response and should identify axis, stimulus frequency, rate of change, settling time, and hysteresis when relevant.

Concurrent logging of environmental quantities and timing error helps separate environmental sensitivity from reference or measurement-system noise.

Annex B: Test Procedures (Informative)

This annex provides example procedures for evaluating TimeCard functions and declared performance. It does not define additional conformance requirements. The applicable normative clause and supplier declaration provide the pass/fail limit.

B.1 Test record structure

Each test record should identify:

- Test identifier and applicable clause, profile, interface, or optional feature.
- Device under test, hardware revision, firmware or gateway revision, and configuration.
- Entrance conditions, including warm-up, lock state, source, power, and environment.
- Equipment, calibration status, traceability chain, and measurement uncertainty.
- Cabling, termination, corrections, and measurement points.
- Procedure and data-processing method.
- Declared limit, decision rule, and treatment of uncertainty.
- Result, retained evidence, and any deviation from the planned method.

A representative arrangement is shown in Figure 3.




Figure 3: Representative TimeCard test fixture

B.2 General measurement conditions

The environment should be controlled and recorded at a level appropriate to the declared limit. The TimeCard should complete the supplier-declared warm-up and stabilization interval before a full-performance measurement begins.

The measurement system should have sufficient bandwidth, noise floor, resolution, stability, and uncertainty to distinguish the declared limit. A fixed instrument-to-device accuracy ratio is not assumed; the test report should justify the selected system and decision rule.

1 Cable delay, connector adapters, splitters, terminations, and reference-distribution paths should be character-
2 ized when their contribution is material. Corrections should be stated with sign convention and uncertainty.

3 **B.3 Functional verification**

4 **B.3.1 Receive interfaces**

Test	Applicability	Method	Example pass/fail basis
Discovery and declaration	Each receive interface	Inspect documentation and control capabilities, then compare them with the physical or logical interface.	Type, direction, protocol or signal, limits, measurement point, and source identifier are consistent.
Valid-signal detection	Each receive interface	Apply a valid reference near nominal conditions and observe state.	Presence, validity, and source identity are reported without a false alarm.
Boundary behavior	Physical receive interfaces	Exercise declared amplitude, frequency, pulse, or protocol acceptance boundaries without exceeding protection limits.	Accepted and rejected conditions agree with the declared thresholds and hysteresis.
Loss and reacquisition	Each receive interface used for synchronization	Remove or invalidate the active reference, then restore it.	State, alarms, transition behavior, and reacquisition time agree with the declaration.
Source selection	Multiple-reference implementations	Exercise automatic and operator-controlled selection policies.	Active source and selection mode agree with the documented policy.

5 **B.3.2 Providing interfaces**

Test	Applicability	Method	Example pass/fail basis
1PPS electrical profile	Physical Timing Output profile	Measure low level, high level, on-time edge, pulse width, and rise time into 50 ohms at the declared connector.	Every measured characteristic satisfies 7.3.2 after applying the stated decision rule.
1PPS alignment	Physical Timing Output profile	Compare the 1PPS measurement point with the unified-timescale reference and each interface claiming alignment.	Error remains within the applicable declared and profile limits.
Format and epoch	Digital time output	Decode values across startup, normal operation, and a relevant boundary such as second rollover.	Format, epoch, timescale, validity, and rollover agree with the declaration.
Discontinuity indication	Interface that can step or become invalid	Cause a declared failover, manual adjustment, reset, or fault.	Output behavior and validity indication agree with 7.3.4 and the supplier declaration.
PTM behavior	PCIe Host Mapping profile with PTM	Negotiate PTM and compare its represented measurement point with the unified timescale.	Capability discovery, timestamps, correction model, and uncertainty agree with the declaration.

1 B.3.3 Control interfaces

Test	Applicability	Method	Example pass/fail basis
Required objects	All implementations	Read every object in 8.10.2 through the declared baseline control mapping.	Every object is present and does not report unsupported.
Atomic time read	All implementations	Repeatedly read <code>TC_TIME</code> , emphasizing second rollover and concurrent updates.	No result combines fields from different measurement instants; nanoseconds remain in range.
Conditional discovery	Implementations advertising conditional capabilities	Compare <code>TC_CAPS</code> with readable objects and exercised operations.	Every advertised object is mapped and unadvertised objects follow the documented unsupported behavior.
Invalid and reserved write	Writable mappings	Submit an out-of-range or reserved value in a non-destructive configuration.	The write is rejected and the prior value remains unchanged.
Reset and persistence	Reset-capable mappings	Exercise each documented reset type.	Discovery, state, persisted configuration, and time behavior agree with the mapping declaration.
Access control	Managed or Secure Infrastructure profile	Exercise monitoring, configuration, update, and security roles with authorized and unauthorized identities.	Each operation is allowed or denied according to the claimed profile and is reported unambiguously.

1 B.4 Performance measurements

2 B.4.1 Time accuracy

3 Compare the declared output or timestamp measurement point with the declared reference timescale. Record
4 enough data to support the stated maximum, percentile, RMS, or confidence result. Include fixed-delay
5 corrections, source-to-reference uncertainty, and measurement-system uncertainty.

6 B.4.2 ADEV and TDEV

7 Acquire a continuous phase or time-error record for a duration sufficient to support the declared averaging
8 intervals. State the sample interval, estimator, overlap, detrending, gap handling, and confidence basis.
9 Compare the resulting curve or points with the bounded declaration.

1 B.4.3 MTIE

2 Acquire the time-error sequence at the declared measurement point and compute MTIE for the stated
3 observation intervals. Record total data length, sample interval, window implementation, missing-data
4 treatment, and preprocessing. Compare each applicable interval with the declared bound.

5 B.4.4 Phase noise

6 Measure the declared carrier with an analyzer configuration whose residual floor is characterized. Record
7 offset range, resolution and measurement bandwidths, cross-correlation settings, averaging, spurs, and in-
8 strument floor. Compare the trace with the declared mask or points.

9 B.4.5 Pulse timing variation

10 Capture the declared edge using the stated termination and bandwidth. Use the declared sample population
11 and ideal-event model. Compute the exact RMS, standard-deviation, percentile, peak-to-peak, or bounded
12 statistic stated by the supplier.

13 B.4.6 Holdover

14 Lock the TimeCard for at least the declared preconditioning interval, record initial time and frequency error,
15 remove all applicable references, and observe the declared holdover duration. Record the temperature and
16 power profile. Compare time error or MTIE versus elapsed holdover time with the supplier's bound, then
17 verify reference-restoration behavior.

18 B.5 Environmental and transition tests

19 Environmental tests should follow the supplier-declared profile and the reporting fields in 9.5. Timing
20 measurements should continue during the applied stimulus when the claim concerns operational performance,
21 rather than relying only on a post-test functional check.

22 Transition testing should cover each state change identified in 6.9. The record should correlate physical
23 outputs, digital timestamps, control state, alarms, and events so that continuity and reporting behavior can
24 be evaluated against the same timeline.

25 B.6 Reporting

26 The final report should include raw or losslessly transformed data, processing software and version, configu-
27 ration files, plots with units and uncertainty, and a clear mapping from every conclusion to the applicable
28 requirement and declared limit. When data cannot be shared, the report should identify the retained evi-
29 dence and access authority.

30 Annex C: Bibliography (Informative)

31 This bibliography identifies background material useful for designing, applying, and evaluating TimeCard
32 implementations. These documents are informative. Their implementation is not required for conformance
33 unless a normative clause separately cites a document listed in Clause 2.

34 C.1 Standards and Industry Profiles

- 35 • [B1] CENELEC EN 55032:2015+A11:2020 and EN 55035:2017+A11:2020, *Electromagnetic compati-*
36 *bility of multimedia equipment—Emission Requirements and Immunity Requirements.*
- 37 • [B2] ETSI EN 300 019 series, *Environmental Engineering (EE); Environmental conditions and envi-*
38 *ronmental tests for telecommunications equipment.*
- 39 • [B3] IEC 60068-2-6:2007, *Environmental testing—Part 2-6: Tests—Test Fc: Vibration (sinusoidal).*
40 [<https://webstore.iec.ch/en/publication/544>]

- [B4] IEC 60068-2-27:2008, *Environmental testing–Part 2-27: Tests–Test Ea and guidance: Shock*. [<https://webstore.iec.ch/en/publication/514>]
- [B5] IEC 61000-4-2:2025, *Electromagnetic compatibility (EMC)–Part 4-2: Testing and measurement techniques–Electrostatic discharge immunity test*. [<https://webstore.iec.ch/en/publication/68954>]
- [B6] IEC 62368-1:2023, *Audio/video, information and communication technology equipment–Part 1: Safety requirements*. [<https://webstore.iec.ch/en/publication/69308>]
- [B7] IEEE Std C37.238-2017, *IEEE Standard Profile for Use of IEEE 1588 Precision Time Protocol in Power System Applications*, including IEEE Std C37.238a-2023. [<https://standards.ieee.org/ieee/C37.238/6650/>]
- [B8] ISO/IEC 17025:2017, *General requirements for the competence of testing and calibration laboratories*.
- [B9] ITU-T Recommendation G.8275.1/Y.1369.1 (02/2026), *Precision time protocol telecom profile for phase/time synchronization with full timing support from the network*. [<https://www.itu.int/rec/T-REC-G.8275.1-202602-P/en>]
- [B10] ITU-T Recommendation G.8275.2/Y.1369.2 (02/2026), *Precision time protocol telecom profile for phase/time synchronization with partial timing support from the network*. [<https://www.itu.int/rec/T-REC-G.8275.2-202602-P/en>]
- [B11] ITU-T Recommendation G.8271/Y.1366 (03/2020), *Time and phase synchronization aspects of telecommunication networks*, including Amendment 1 (08/2024). [<https://www.itu.int/rec/T-REC-G.8271/en>]

C.2 Metrology and Measurement References

- [B12] Joint Committee for Guides in Metrology, JCGM 100:2008, *Evaluation of measurement data–Guide to the expression of uncertainty in measurement*. [<https://doi.org/10.59161/JCGM100-2008E>]
- [B13] Joint Committee for Guides in Metrology, JCGM 200:2012, *International Vocabulary of Metrology–Basic and general concepts and associated terms (VIM)*, 3rd ed. [<https://doi.org/10.59161/JCGM200-2012>]
- [B14] Allan, D. W., “Time and Frequency (Time-Domain) Characterization, Estimation, and Prediction of Precision Clocks and Oscillators,” *IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control*, vol. 34, no. 6, pp. 647–654, Nov. 1987. [<https://doi.org/10.1109/T-UFFC.1987.26997>]
- [B15] Bregni, S., “Measurement of Maximum Time Interval Error for Telecommunications Clock Stability Characterization,” *IEEE Transactions on Instrumentation and Measurement*, vol. 45, no. 5, pp. 900–906, Oct. 1996. [<https://doi.org/10.1109/19.536708>]
- [B16] Riley, W. J., and Howe, D. A., *Handbook of Frequency Stability Analysis*, NIST Special Publication 1065, 2008. [<https://www.nist.gov/publications/handbook-frequency-stability-analysis>]
- [B17] Novick, A. N., and Lombardi, M. A., “Practical Limitations of NTP Time Transfer,” *Proceedings of the 2015 Joint Conference of the IEEE International Frequency Control Symposium and European Frequency and Time Forum*, 2015. [<https://doi.org/10.1109/FCS.2015.7138909>]

C.3 Open Implementations and Community Resources

- [B18] Open Hardware Repository, *White Rabbit project documentation*. [<https://ohwr.org/projects/white-rabbit/>]
- [B19] Network Time Foundation, *Network Time Protocol project documentation and reference implementation*. [<https://www.ntp.org/>]
- [B20] Open Compute Project Time Appliances Project, *TimeCard hardware, gateway, software, and documentation repository*. [<https://github.com/Time-Appliances-Project/Time-Card>]
- [B21] Open Compute Project, *Time Appliances Project public project page*. [https://www.opencompute.org/wiki/Time_Appliances_Project]

Annex D: Conformance Statement Proforma (Informative)

D.1 Purpose

This annex provides a common structure for the supplier conformance statement required by 4.7. It is a reporting aid and does not add, remove, or modify any conformance requirement.

The completed proforma should identify each claimed profile and optional feature, the implementation revision evaluated, and the evidence supporting each claim. A supplier may extend the tables when additional interfaces or application-defined profiles are declared.

D.2 Implementation identification

Field	Supplier response
Product or implementation name	To be completed
Supplier	To be completed
Hardware or implementation revision	To be completed
Firmware, gateway, and software revisions	To be completed
Configuration identifier	To be completed
Form factor	To be completed
Date of statement	To be completed
Statement revision	To be completed
Supporting documentation	To be completed

D.3 Conformance profile claims

Profile and clause	Supplier claim and evidence
Base TimeCard (4.3)	Claimed: ; <i>evidence or limitation:</i>
Physical Timing Output (7.3.2)	Claimed: ; <i>evidence or limitation:</i>
PCIe Host Mapping (8.9)	Claimed: ; <i>evidence or limitation:</i>
Managed TimeCard (8.11.2)	Claimed: ; <i>evidence or limitation:</i>
Secure Infrastructure TimeCard (8.11.3)	Claimed: ; <i>evidence or limitation:</i>

D.4 Interface and optional-feature claims

Complete one record for each claimed interface or optional feature:

Field	Supplier response
Interface or feature	To be completed
Direction	Receive / providing / control / host
Standard, profile, or mapping revision	To be completed
Connector or logical endpoint	To be completed
Measurement point	To be completed
Evidence or limitation	To be completed

Examples include GNSS, PTP, NTP, 1PPS, frequency outputs, Time of Day, IRIG, PCIe PTM, host timestamping, reference selection, ensemble processing, firmware update, and sanitization.

1 D.5 Performance declarations

Metric	Declaration record
Time accuracy	State: ; point: ; bound: ; conditions: ; method and uncertainty: ; evidence:
MTIE	State: ; point: ; bound: ; intervals: ; conditions: ; method and uncertainty: ; evidence: _____
TDEV	State: ; point: ; result or limit: ; intervals: ; conditions: ; method and uncertainty: ; evidence: _____
Frequency accuracy	State: ; point: ; bound: ; conditions: ; method and uncertainty: ; evidence:
ADEV	State: ; point: ; result or limit: ; intervals: ; conditions: ; method and uncertainty: ; evidence: _____
Phase noise	State: ; point: ; mask or points: ; offset range: ; method and uncertainty: ; evidence:
Pulse timing variation	State: ; point: ; statistic and bound: ; bandwidth and sample count: ; uncertainty: ; evidence:
Holdover error	Entry condition: ; point: ; bound versus elapsed time: ; environment: ; method and uncertainty: ; evidence:
Transition behavior	Transition: ; point: ; phase/frequency bound: ; conditions: ; method and uncertainty: ; evidence:

2 D.6 Environment and lifecycle declarations

Category	Declaration and evidence
Operating and full-performance temperature	Range and location: ; evidence:
Storage and survival temperature	Range and condition: ; evidence:
Humidity and condensation	Range and condition: ; evidence:
Altitude or pressure	Range and derating: ; evidence:
Airflow or cooling assumptions	Requirement and condition: ; evidence:
Input power, sequencing, and interruption	Limits and behavior: ; evidence:
Shock and vibration, if applicable	Profile and limit: ; evidence:
EMC and ESD conformity claims	Standard, edition, level, and configuration: ; evidence:
Reliability model or field-data basis	Metric and method: ; evidence:
Service-life items	Item, interval, and maintenance action: ; evidence:
Calibration interval or method	Interval, reference, method, and uncertainty: ; evidence:

3 D.7 Test evidence and deviations

4 Complete one record for each applicable clause, profile, or declared limit:

Field	Supplier response
Applicable clause or claim	To be completed
Verification method	Test / inspection / analysis / documentation
Report identifier	To be completed
Result	Pass / fail / not applicable
Deviation, waiver, or limitation	To be completed

- ¹ Any deviation recorded in this table should state whether the affected feature remains within the conformance
² claim and identify the authority or rationale used for that determination.