
TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

TC7W126FU

DUAL BUS BUFFER

The TC7W126FU is a high speed C²MOS DUAL BUS BUFFERS fabricated with silicon gate C²MOS technology. It achieve the high speed operation similar to equivalent LSTTL while maintaining the C²MOS low power dissipation.

The require 3-state control input G to be set low to place the output into the high impedance.
All inputs are equipped with protection circuits against static discharge or transient excess voltage.



Weight: 0.02g (Typ.)

FEATURES

• High Speed ······· t_{pd} = 10ns (Typ.) at V_{CC} = 5V

• Low Power Dissipation………… $I_{CC} = 2\mu A$ (Max.) at $Ta = 25^{\circ}C$

High Noise Immunity VNIH = VNIL = 28% VCC (Min.)

• Output Drive Capability 15 LSTTL Loads

Symmetrical Output Impedance ··· |IOH| = IOL = 6mA (Min.)


Balanced Propagation Delays ······ t_{pLH}≒t_{pHL}

Wide Operating Voltage Range ··· V_{CC} (opr) = 2~6V


MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V _C C	-0.5~7	V
DC Input Voltage	VIN	-0.5~V _{CC} +0.5	٧
DC Output Voltage	Vout	-0.5~V _{CC} +0.5	V
Input Diode Current	ΙΚ	± 20	mΑ
Output Diode Current	loк	± 20	mA
DC Output Current	IOUT	± 35	mA
DC V _{CC} /Ground Current	Icc	± 37.5	mA
Power Dissipation	PD	300	mW
Storage Temperature	T _{stg}	-65∼150	°C
Lead Temperature (10s)	TL	260	°C

MARKING




PIN ASSIGNMENT (TOP VIEW)



961001EBA2

[●] TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

LOGIC DIAGRAM



TRUTH TABLE

INP	UTS	OUTPUTS				
G	Α	Y				
L	Х	Z				
Н	L	L				
Н	Н	Н				

X: Don't Care Z : High Impedance

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	۷сс	2~6	V
Input Voltage	VIN	0~V _{CC}	V
Output Voltage	Vout	0~V _{CC}	V
Operating Temperature	T _{opr}	-40∼85	°C
Input Rise and Fall Time	t _r , t _f	$0 \sim 1000 \text{ (V}_{CC} = 2.0\text{V)}$ $0 \sim 500 \text{ (V}_{CC} = 4.5\text{V)}$ $0 \sim 400 \text{ (V}_{CC} = 6.0\text{V)}$	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SVMBOL	TEST SYMBOL CIR-		TEST CONDITION		Ta = 25°C			Ta = − 40~85°C		UNIT
		CUIT	1231			MIN.	TYP.	MAX.	MIN.	MAX.	וואוטן
High-Level Input					2.0	1.5	_	_	1.5	_	
Voltage	VIH	_		_	4.5	3.15	_	l —	3.15	_	V
					6.0	4.2			4.2	_	
Low-Level Input			_		2.0	—	_	0.5	_	0.5	
Voltage	V _{IL}	—			4.5	—	_	1.35	_	1.35	V
Voltage					6.0	_		1.8	_	1.8	
			V _{IN} = V _{IH}	I _{OH} = -20μA	2.0	1.9	2.0	—	1.9	_	V
High-Level		_			4.5	4.4	4.5	—	4.4	_	
Output Voltage	Voн				6.0	5.9	6.0	<u> </u>	5.9	_	
Output voltage				$I_{OH} = -6mA$	4.5	4.18	4.31	l —	4.13	_	
				$I_{OH} = -7.8 mA$	6.0	5.68	5.80	<u> </u>	5.63	_	
				I _{OL} = 20μA	2.0	_	0.0	0.1	_	0.1	
l avy laval		_	V _{IN} = V _{IH} or V _{IL}		4.5	—	0.0	0.1	l —	0.1	
Low-Level	VOL				6.0		0.0	0.1	_	0.1	V
Output Voltage				I _{OL} = 6mA	4.5	_	0.17	0.26	_	0.33	
				$I_{OL} = 7.8 \text{mA}$	6.0	_	0.18	0.26	—	0.33	
3-State Output Off-State Current	loz	_	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC} or GND		6.0	_	_	± 0.5	_	± 5.0	
Input Leakage Current	IIN		V _{IN} = V _{CC} or GND		6.0			± 0.1		± 1.0	μ A
Quiescent Supply Current	Icc	_	V _{IN} = V _{CC} or GND		6.0	_		2.0	_	20.0	

961001EBA2'

The products described in this document are subject to foreign exchange and foreign trade control laws.
 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
 The information contained herein is subject to change without notice.

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 6 \text{ns}$)

PARAMETER	SYMBOL	TEST	TEST			Т	a = 25°	С	Ta = -4	0∼85°C										
TANAIVILTEN	STIVIBUL	CIR- CUIT	CONDITION	cL	VCC	MIN.	TYP.	MAX.	MIN.	MAX.	UNIT									
Output Transition t _{TL}	t				2.0	_	20	60	_	75										
Time	t _{TLH} t _{THL}	—	_	50	4.5	—	6	12	<u> </u>	15										
	VIAL				6.0	_	5	10	_	13										
		•			2.0	_	30	90	—	115										
				50	4.5	-	11	18	—	23										
Propagation	^t PLH	_	_		6.0	_	10	15	_	20										
Delay Time	^t pHL				2.0	-	42	130	—	165										
				150	4.5	 	14	26	-	33										
					6.0	_	12	22		28	ns									
	^t pZL	^t pZL	$ R_L = 1k\Omega$		2.0	—	30	90	<u> </u>	115	5									
				50	4.5	l —	11	18	—	23										
Output Enable t _p					6.0	_	10	15	_	20										
Time	^t pZH	•		150	2.0	 	42	130	<u> </u>	165										
					4.5	—	14	26	 	33										
					6.0	_	12	22	_	28										
Output Disable	^t pLZ ^t pHZ	t	$R_L = 1k\Omega$		2.0	l —	24	100	 	125										
Time		_		50	4.5	—	12	20	l —	25										
			чрни	чрни	фни	чрни		•	•	•	•				6.0	_	10	17	_	21
Input Capacitance	CIN	_	1	I	_	_	5	10	_	10										
Output Capacitance	C _{OUT}	_			_	_	10	_	_	_	рF									
Power Dissipation Capacitance	C _{PD}	_	Note (1)	_	_	_	32	_	_	_										


Note (1): CpD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.


Average operating current can be obtained by the equation:

ICC (opr) = CpD·VCC·fIN+ICC/2 (per Gate)

OUTLINE DRAWING SSOP8-P-0.65

Unit: mm





Weight: 0.02g (Typ.)