#### MITSUBISHI MICROCOMPUTERS

# 3802 Group

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### **DESCRIPTION**

The 3802 group is the 8-bit microcomputer based on the 740 family core technology.

The 3802 group is designed for controlling systems that require analog signal processing and include two serial I/O functions, A-D converters, and D-A converters.

The various microcomputers in the 3802 group include variations of internal memory size and packaging. For details, refer to the section on part numbering.

For details on availability of microcomputers in the 3802 group, refer to the section on group expansion.


#### **FEATURES**

Basic machine-language instructions
$\bullet$ The minimum instruction execution time 0.5 $\mu s$
(at 8 MHz oscillation frequency)
<ul><li>Memory size</li></ul>
ROM 8 K to 32 K bytes
RAM 384 to 1024 bytes


<ul> <li>Programmable input/output ports</li> </ul>	56
• Interrupts	16 sources, 16 vectors
•Timers	8 bit X 4
● Serial I/O1 8-bit X 1 (UAR	T or Clock-synchronized)
• Serial I/O2 8-bit 2	X 1 (Clock-synchronized)
●PWM	8-bit X 1
A-D converter	8-bit X 8 channels
D-A converter	8-bit X 2 channels
Clock generating circuit	Internal feedback resistor
(connect to external ceramic resonator or	quartz-crystal oscillator)
Power source voltage	3.0 to 5.5 V
(Extended operating temperature version	n : 4.0 to 5.5 V)
Power dissipation	32 mW
<ul> <li>Memory expansion possible</li> </ul>	
Operating temperature range	20 to 85°C
(Extended operating temperature version	on : -40 to 85°C)

#### **APPLICATIONS**

Office automation, VCRs, tuners, musical instruments, cameras, air conditioners, etc.










# **3802 Group**



# **PIN DESCRIPTION**

Pin	Name	Function	Function except a port function		
Vcc, Vss	Power source	Apply voltage of 3.0 V–5.5 V to Vcc, and 0 V to Vss.  (Extended operating temperature version : 4.0 V to 5.5 V to 5			
CNVss	CNVss	This pin controls the operation mode of the chip. Normally connected to Vss. If this pin is connected to Vcc, the internal ROM is inhib.	oited and external memory is accessed.		
VREF	Analog reference voltage	Reference voltage input pin for A-D and D-A converters			
AVss	Analog power source	GND input pin for A-D and D-A converters     Connect to Vss.			
RESET	Reset input	Reset input pin for active "L"			
XIN	Clock input	Input and output signals for the clock generating circuit.	hat was a than You and You This to get the		
Xout	Clock output	<ul> <li>Connect a ceramic resonator or quartz-crystal oscillator between the XIN and XOUT pins to s oscillation frequency.</li> <li>If an external clock is used, connect the clock source to the XIN pin and leave the XOUT pin of the clock is used as the oscillating source of system clock.</li> </ul>			
P00-P07	I/O port P0	<ul> <li>8 bit CMOS I/O port</li> <li>I/O direction register allows each pin to be individually programmed as either input or output or</li></ul>			
P10-P17	I/O port P1	At reset this port is set to input mode.			
P20-P27	I/O port P2	In modes other than single-chip, these pins are used as     CMOS compatible input level	s address, data, and control bus 1/0 pins.		
P30/DA1, P31/DA2	I/O port P3	CMOS 3-state output structure	D–A conversion output pins		
P32-P37					
P40/INT4, P41/INT0, P42/INT1, P43/INT2	I/O port P4	8-bit CMOS I/O port with the same function as port P0     CMOS compatible input level     CMOS 3-state output structure	External interrupt input pin		
P44/RxD, P45/TxD, P46/SCLK1, P47/SRDY1			Serial I/O1 I/O pins		
P50/SIN2, P51/SOUT2, P52/SCLK2, P53/SRDY2	I/O port P5	8-bit CMOS I/O port with the same function as port P0     CMOS compatible input level     CMOS 3-state output structure	Serial I/O2 I/O pins		
P54/CNTR0, P55/CNTR1			Timer X and Timer Y I/O pins		
P56/PWM			PWM output pin		
P57/INT3			External interrupt input pin		
P60/AN0- P67/AN7	I/O port P6	8-bit CMOS I/O port with the same function as port P0     CMOS compatible input level     CMOS 3-state output structure	A-D conversion input pins		



# 3802 Group


# SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# **GROUP EXPANSION**

Mitsubishi plans to expand the 3802 group as follows:

- (1) Support for mask ROM, One Time PROM, and EPROM versions





# Currently supported products are listed below

As of May 1996

Product	(P) ROM size (bytes) ROM size for User in ( )	RAM size (bytes)	Package	Remarks
M38022M2-XXXSP	8192	204	64P4B	Mask ROM version
M38022M2-XXXFP	(8062)	384	64P6N-A	Mask ROM version
M38022M4-XXXSP	16384	204	64P4B	Mask ROM version
M38022M4-XXXFP	(16254)	384	64P6N-A	Mask ROM version
M38024M6-XXXSP	24576	640	64P4B	Mask ROM version
M38024M6-XXXFP	(24446)	040	64P6N-A	Mask ROM version
M38027M8-XXXSP			Mask ROM version	
M38027E8-XXXSP			64P4B One Time PROM version One Time PROM version (blank)	One Time PROM version
M38027E8SP				One Time PROM version (blank)
M38027M8-XXXFP	32768	1024		Mask ROM version
M38027E8-XXXFP	(32638)	1024	64P6N-A	One Time PROM version
M38027E8FP				One Time PROM version (blank)
M38027E8SS			64S1B-E	EPROM version
M38027E8FS			64D0	EPROM version




# 3802 Group

# SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# **GROUP EXPANSION** (Extended operating temperature version)

Mitsubishi plans to expand the 3802 group (extended operating temperature version) as follows:

(1) Support for mask ROM One Time PROM, and EPROM versions


# Currently supported products are listed below.

As of May 1996

Product	(P) ROM size (bytes)	RAM size (bytes)	Package	Remarks
M38022M2DXXXSP	8192	204	64P4B	Mask ROM version
M38022M2DXXXFP	(8062)	384	64P6N-A	Mask ROM version
M38022M4DXXXSP	16384	204	64P4B	Mask ROM version
M38022M4DXXXFP	(16254)	384	64P6N-A	Mask ROM version
M38027M8DXXXSP				Mask ROM version
M38027E8DXXXSP			64P4B	One Time PROM version
M38027E8DSP	32768	4004		One Time PROM version (blank)
M38027M8DXXXFP	(32638)	1024		Mask ROM version
M38027E8DXXXFP			64P6N-A	One Time PROM version
M38027E8DFP				One Time PROM version (blank)



# **PART NUMBERING**





# FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)

The 3802 group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the SERIES 740 <Software> User's Manual for details on the instruction set.

Machine-resident 740 family instructions are as follows:

The FST and SLW instruction cannot be used.

The STP, WIT, MUL, and DIV instruction can be used.

# **CPU** mode register

The CPU mode register is allocated at address 003B16.

The CPU mode register contains the stack page selection bit.




Fig. 1 Structure of CPU mode register



# Memory Special function register (SFR) area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

#### **RAM**

RAM is used for data storage and for stack area of subroutine calls and interrupts.

#### **ROM**

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

#### Interrupt vector area

The interrupt vector area contains reset and interrupt vectors.

# Zero page

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

# Special page

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.




Fig. 2 Memory map diagram



# **3802 Group**

000016	Port P0 (P0)	002016	Prescaler 12 (PRE12)	7
000116	Port P0 direction register (P0D)	002116	Timer 1 (T1)	7
000216	Port P1 (P1)	002216	Timer 2 (T2)	7
000316	Port P1 direction register (P1D)	002316	Timer XY mode register (TM)	7
000416	Port P2 (P2)	002416	Prescaler X (PREX)	7
000516	Port P2 direction register (P2D)	002516	Timer X (TX)	7
000616	Port P3 (P3)	002616	Prescaler Y (PREY)	7
000716	Port P3 direction register (P3D)	002716	Timer Y (TY)	7
000816	Port P4 (P4)	002816		7
000916	Port P4 direction register (P4D)	002916		7
000A16	Port P5 (P5)	002A16		7
000B <sub>16</sub>	Port P5 direction register (P5D)	002B <sub>16</sub>	PWM control register (PWMCON)	7
000C16	Port P6 (P6)	002C16	PMW prescaler (PREPWM)	7
000D16	Port P6 direction register (P6D)	002D16	PWM register (PWM)	7
000E16		002E16		7
000F16		002F16		7
001016		003016		7
001116		003116		7
001216		003216		7
001316		003316		7
001416		003416	AD/DA control register (ADCON)	7
001516		003516	A-D conversion register (AD)	7
001616		003616	D-A1 conversion register (DA1)	7
001716		003716	D-A2 conversion register (DA2)	7
001816	Transmit/Receive buffer register (TB/RB)	003816		7
001916	Serial I/O1 status register (SIO1STS)	003916		7
001A <sub>16</sub>	Serial I/O1 control register (SIO1CON)	003A16	Interrupt edge selection register (INTEDGE)	7
001B <sub>16</sub>	UART control register (UARTCON)	003B <sub>16</sub>	CPU mode register (CPUM)	7
001C <sub>16</sub>	Baud rate generator (BRG)	003C16	Interrupt request register 1(IREQ1)	
001D <sub>16</sub>	Serial I/O2 control register (SIO2CON)	003D16	Interrupt request register 2(IREQ2)	
001E <sub>16</sub>		003E16	Interrupt control register 1(ICON1)	
001F16	Serial I/O2 register (SIO2)	003F16	Interrupt control register 2(ICON2)	

Fig. 3 Memory map of special function register (SFR)



# 3802 Group

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# I/O Ports Direction registers

The 3802 group has 56 programmable I/O pins arranged in seven I/O ports (ports P0 to P6). The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input port or output port.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Ref.No.
P00-P07	Port P0	Input/output, individual bits	CMOS 3-state output CMOS compatible input level	Address low-order byte output	CPU mode register	
P10-P17	Port P1	Input/output, individual bits	CMOS 3-state output CMOS compatible input level	Address high-order byte output	CPU mode register	(1)
P20-P27	Port P2	Input/output, individual bits	CMOS 3-state output CMOS compatible input level	Data bus I/O	CPU mode register	
P30/DA1 P31/DA2	Port P3	Input/output, individual bits	CMOS 3-state output CMOS compatible	D-A conversion output	AD/DA control register CPU mode register	(2)
P32-P37		individual bits	input level	Control signal I/O	CPU mode register	(1)
P40/INT4, P41/INT0, P43/INT2		land de la company	CMOS 3-state output	External interrupt input	Interrupt edge selection register	(3)
P44/RXD, P45/TXD, P46/SCLK1, P47/SRDY1	Port P4	Input/output, individual bits	CMOS compatible input level	Serial I/O1 function I/O	Serial I/O1 control register UART control register	(4) (5) (6) (7)
P50/SIN2, P51/SOUT2, P52/SCLK2, P53/SRDY2	Port P5	Input/output,	CMOS 3-state output	Serial I/O2 function I/O	Serial I/O2 control register	(8) (9) (10) (11)
P54/CNTR0, P55/CNTR1	Port P5	individual bits	CMOS compatible input level	Timer X and Timer Y function I/O	Timer XY mode register	(12)
P56/PWM				PWM output	PWM control register	(13)
P57/INT3				External interrupt input	Interrupt edge selection register	(3)
P60/AN0— P67/AN7	Port P6	Input/output, individual bits	CMOS 3-state output CMOS compatible input level	A-D conversion input		(14)

Note 1: For details of the functions of ports P0 to P3 in modes other than single-chip mode, and how to use double-function ports as function I/O ports, refer to the applicable sections.

2: Make sure that the input level at each pin is either 0 V or Vcc during execution of the STP instruction.

When an input level is at an intermediate potential, a current will flow from Vcc to Vss through the input-stage gate.






Fig. 4 Port block diagram (single-chip mode) (1)






Fig. 5 Port block diagram (single-chip mode) (2)

#### **INTERRUPTS**

Interrupts occur by sixteen sources: seven external, eight internal, and one software.

#### Interrupt control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software.

Interrupt request bits can be cleared by software, but cannot be set by software.

The BRK instruction cannot be disabled with any flag or bit. The I (interrupt disable) flag disables all interrupts except the BRK instruction interrupt.

When several interrupts occur at the same time, the interrupts are received according to priority.

#### Interrupt operation

When an interrupt is received, the contents of the program counter and processor status register are automatically stored into the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

#### Notes on use

When the active edge of an external interrupt (INTo to INT4, CNTR0, or CNTR1) is changed, the corresponding interrupt request bit may also be set. Therefore, please take following sequence:

- (1) Disable the external interrupt which is selected.
- (2) Change the active edge selection.
- (3) Clear the interrupt request bit which is selected to "0".
- (4) Enable the external interrupt which is selected.

Table 1. Interrupt vector addresses and priority

Interrupt Source	Priority	Vector Addre	sses (Note 1)	Interrupt Request	Remarks
interrupt Source	Priority	High	Low	Generating Conditions	Remarks
Reset (Note 2)	1	FFFD16	FFFC16	At reset	Non-maskable
INT <sub>0</sub>	2	FFFB16	FFFA16	At detection of either rising or	External interrupt
INTO		FFFD16	FFFAID	falling edge of INTo input	(active edge selectable)
INT <sub>1</sub>	3	FFF916	FFF816	At detection of either rising or	External interrupt
IIN I 1	3	FFF916	FFF016	falling edge of INT1 input	(active edge selectable)
Serial I/O1	4	FFF716	FFF616	At completion of serial I/O1	Valid when serial I/O1 is selected
reception	4	FFF/16	FFF016	data reception	valid when serial i/OT is selected
Serial I/O1				At completion of serial I/O1	
transmission	5	FFF516	FFF416	transfer shift or when	Valid when serial I/O1 is selected
liansinission				transmission buffer is empty	
Timer X	6	FFF316	FFF216	At timer X underflow	
Timer Y	7	FFF116	FFF016	At timer Y underflow	
Timer 1	8	FFEF16	FFEE16	At timer 1 underflow	STP release timer underflow
Timer 2	9	FFED16	FFEC16	At timer 2 underflow	
CNTR <sub>0</sub>	10	FFEB16	FFEA16	At detection of either rising or	External interrupt
CNTRO	10	FFED16	FFEA16	falling edge of CNTR <sub>0</sub> input	(active edge selectable)
CNTR <sub>1</sub>	11	FFE916	FFE816	At detection of either rising or	External interrupt
CNTRT	11	FFE916	FFE016	falling edge of CNTR1 input	(active edge selectable)
Serial I/O2	12	FFE716	FFE616	At completion of serial I/O2	Valid when serial I/O2 is selected
Seriai i/O2	12	FFE/16	FFE016	data transfer	valid when serial 1/O2 is selected
INT2	13	FFE516	FFE416	At detection of either rising or	External interrupt
IIN12	13	FFE316	FFE416	falling edge of INT2 input	(active edge selectable)
INT3	14	FFE316	FFE216	At detection of either rising or	External interrupt
IIN I 3	14	FFE316	FFE216	falling edge of INT3 input	(active edge selectable)
INT4	15	FFE116	FFE016	At detection of either rising or	External interrupt
IIN I 4	15	FFE116	FFE016	falling edge of INT4 input	(active edge selectable)
A-D converter	16	FFDF16	FFDE16	At completion of A-D conversion	
BRK instruction	17	FFDD16	FFDC16	At BRK instruction execution	Non-maskable software interrupt

Note 1: Vector addresses contain interrupt jump destination addresses.

2: Reset function in the same way as an interrupt with the highest priority.






Fig. 6 Interrupt control




Fig. 7 Structure of interrupt-related registers



#### **Timers**

The 3802 group has four timers: timer X, timer Y, timer 1, and timer 2

All timers are count down. When the timer reaches "0016", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When a timer underflows, the interrupt request bit corresponding to that timer is set to "1".

The division ratio of each timer or prescaler is given by 1/(n + 1), where n is the value in the corresponding timer or prescaler latch.




Fig. 8 Structure of timer XY register

#### **Timer 1 and Timer 2**

The count source of prescaler 12 is the oscillation frequency divided by 16. The output of prescaler 12 is counted by timer 1 and timer 2, and a timer underflow sets the interrupt request bit.

#### Timer X and Timer Y

Timer X and Timer Y can each be selected in one of four operating modes by setting the timer XY mode register.

#### **Timer Mode**

The timer counts f(XIN)/16 in timer mode.

#### **Pulse Output Mode**

Timer X (or timer Y) counts f(XIN)/16. Whenever the contents of the timer reach "0016", the signal output from the CNTR0 (or CNTR1) pin is inverted. If the CNTR0 (or CNTR1) active edge switch bit is "0", output begins at "H".

If it is "1", output starts at "L". When using a timer in this mode, set the corresponding port P54 ( or port P55) direction register to output mode.

#### **Event Counter Mode**

Operation in event counter mode is the same as in timer mode, except the timer counts signals input through the CNTR0 or CNTR1 pin.

#### **Pulse Width Measurement Mode**

If the CNTR0 (or CNTR1) active edge selection bit is "0", the timer counts at the oscillation frequency divided by 16 while the CNTR0 (or CNTR1) pin is at "H". If the CNTR0 (or CNTR1) active edge switch bit is "1", the count continues during the time that the CNTR0 (or CNTR1) pin is at "L".

In all of these modes, the count can be stopped by setting the timer X (timer Y) count stop bit to "1". Every time a timer underflows, the corresponding interrupt request bit is set.



# **3802 Group**




Fig. 9 Block diagram of timer X, timer Y, timer 1, and timer 2



#### Serial I/O1

Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

# Clock synchronous serial I/O mode

Clock synchronous serial I/O1 mode can be selected by setting the mode selection bit of the serial I/O1 control register to "1". For clock synchronous serial I/O1, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the TB/RB (address 001816).




Fig. 10 Block diagram of clock synchronous serial I/O1




Fig. 11 Operation of clock synchronous serial I/O1 function



# Asynchronous serial I/O (UART) mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O mode selection bit of the serial I/O control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer, but the

two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer, and receive data is read from the receive buffer.

The transmit buffer can also hold the next data to be transmitted, and the receive buffer can hold a character while the next character is being received.




Fig. 12 Block diagram of UART serial I/O






Fig. 13 Operation of UART serial I/O function

# Serial I/O1 control register (SIO1CON) 001A16

The serial I/O control register consists of eight control bits for the serial I/O function.

# **UART control register (UARTCON) 001B**<sub>16</sub>

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer. One bit in this register (bit 4) is always valid and sets the output structure of the P4s/TxD pin.

# Serial I/O1 status register (SIO1STS) 001916

The read-only serial I/O1 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer is read

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer, and the receive buffer full flag is set. A write to the serial I/O status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, re-

spectively). Writing "0" to the serial I/O enable bit SIOE (bit 7 of the Serial I/O Control Register) also clears all the status flags, including the error flags.

All bits of the serial I/O1 status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O control register has been set to "1", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

# Transmit buffer/Receive buffer register (TB/RB) 001816

The transmit buffer and the receive buffer are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0".

#### Baud rate generator (BRG) 001C16

The baud rate generator determines the baud rate for serial transfer.

The baud rate generator divides the frequency of the count source by 1/(n + 1), where n is the value written to the baud rate generator.






Fig. 14 Structure of serial I/O control registers

#### Serial I/O2

The serial I/O2 function can be used only for clock synchronous serial I/O.

For clock synchronous serial I/O the transmitter and the receiver must use the same clock. If the internal clock is used, transfer is started by a write signal to the serial I/O2 register.

# Serial I/O2 control register (SIO2CON) 001D16

The serial I/O2 control register contains seven bits which control various serial I/O functions.




Fig. 15 Structure of serial I/O2 control register




Fig. 16 Block diagram of serial I/O2 function






Fig. 17 Timing of serial I/O2 function

# **PULSE WIDTH MODULATION (PWM)**

The 3802 group has a PWM function with an 8-bit resolution, based on a signal that is the clock input XIN or that clock input divided by 2.

# **Data Setting**

The PWM output pin also functions as port P56. Set the PWM period by the PWM prescaler, and set the period during which the output pulse is an "H" by the PWM register.

If the value in the PWM prescaler is n and the value in the PWM register is m (where n = 0 to 255 and m = 0 to 255):

PWM period =  $255 \times (n+1)/f(X_{IN})$ 

= 51  $\times$  (n+1)  $\mu$ s (when XIN = 5 MHz)

Output pulse "H" period = PWM period X m/255

 $= 0.2 X (n+1) X m \mu s$ (when XIN = 5 MHz)

# **PWM Operation**

When bit 0 (PWM enable bit) of the PWM control register is set to "1", operation starts by initializing the PWM output circuit, and pulses are output starting at an "H".

If the PWM register or PWM prescaler is updated during PWM output, the pulses will change in the cycle after the one in which the change was made.




Fig. 18 Timing of PWM cycle




Fig. 19 Block diagram of PWM function






Fig. 20 Structure of PWM control register




Fig. 21 PWM output timing when PWM register or PWM prescaler is changed

#### **A-D Converter**

The functional blocks of the A-D converter are described below.

# [A-D conversion register]

The A-D conversion register is a read-only register that stores the result of an A-D conversion. When reading this register during an A-D conversion, the previous conversion result is read.

# [AD/DA control register]

The AD/DA control register controls the A-D conversion process. Bits 0 to 2 select a specific analog input pin. Bit 3 signals the completion of an A-D conversion. The value of this bit remains at "0" during an A-D conversion, and changes to "1" when an A-D conversion ends. Writing "0" to this bit starts the A-D conversion. Bits 6 and 7 are used to control the output of the D-A converter.

# [Comparison voltage generator]

The comparison voltage generator divides the voltage between AVss and VREF into 256, and outputs the divided voltages.

# [Channel selector]

The channel selector selects one of the ports P60/AN0 to P67/AN7, and inputs the voltage to the comparator.

# [Comparator and Control circuit]

The comparator and control circuit compares an analog input voltage with the comparison voltage, then stores the result in the A-D conversion register. When an A-D conversion is complete, the control circuit sets the AD conversion completion bit and the AD interrupt request bit to "1".

Note that the comparator is constructed linked to a capacitor, so set f(XIN) to 500 kHz or more during an A-D conversion.




Fig.22 Structure of AD/DA control register




Fig. 23 Block diagram of A-D converter



#### **D-A Converter**

The 3802 group has two internal D-A converters (DA1 and DA2) with 8-bit resolutions.

The D-A converter is performed by setting the value in the D-A conversion register. The result of D-A converter is output from the DA1 or DA2 pin by setting the DA output enable bit to "1".

When using the D-A converter, the corresponding port direction register bit (P30/DA1 or P31/DA2) should be set to "0" (input status).

The output analog voltage V is determined by the value n (base 10) in the D-A conversion register as follows:

 $V = VREF \times n/256 (n = 0 to 255)$ 

Where VREF is the reference voltage.

At reset, the D-A conversion registers are cleared to "0016", the DA output enable bits are cleared to "0", and the P30/DA1 and P31/DA2 pins are set to input (high impedance).

The D-A output is not buffered, so connect an external buffer when driving a low-impedance load.

Set Vcc to 3.0 V or more when using the D-A converter.




Fig. 24 Block diagram of D-A converter




Fig. 25 Equivalent connection circuit of D-A converter



#### **Reset Circuit**

To reset the microcomputer, the  $\overline{\text{RESET}}$  pin should be held at an "L" level for 2  $\mu s$  or more. Then the  $\overline{\text{RESET}}$  pin is returned to an "H" level (the power source voltage should be between 4.0 V and 5.5 V), reset is released. Internal operation begin until after 8 to 13 XIN clock cycles are completed. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte).

Make sure that the reset input voltage is less than 0.6 V for Vcc of 3.0 V (Extended operating temperature version : the reset input voltage is less than 0.8 V for Vcc of 4.0 V).




Fig. 26 Example of reset circuit

	Address Register contents
(1) Port P0 direction register	(000116) · · · 0016
(2) Port P1 direction register	(000316) · · · 0016
(3) Port P2 direction register	(000516) · · · 0016
(4) Port P3 direction register	(000716) · · · 0016
(5) Port P4 direction register	(000916) · · · 0016
(6) Port P5 direction register	(000B <sub>16</sub> ) · · · 00 <sub>16</sub>
(7) Port P6 direction register	(000D <sub>16</sub> ) · · · 00 <sub>16</sub>
(8) Serial I/O1 status register	(001916) · · · 1 0 0 0 0 0 0 0 0
(9) Serial I/O1 control register	(001A <sub>16</sub> ) · · · 00 <sub>16</sub>
(10) UART control register	(001B <sub>16</sub> ) · · · 1 1 1 0 0 0 0 0
(11) Serial I/O2 control register	(001D <sub>16</sub> )···
(12) Prescaler 12	(002016) · · · FF16
(13) Timer 1	(002116) · · · 0116
(14) Timer 2	(0022 <sub>16</sub> ) · · · FF <sub>16</sub>
(15) Timer XY mode register	(002316) · · · 0016
(16) Prescaler X	(002416) · · · FF16
(17) Timer X	(002516) · · · FF16
(18) Prescaler Y	(002616) · · · FF16
(19) Timer Y	(0027 <sub>16</sub> ) · · · FF <sub>16</sub>
(20) PWM control register	(002B16) · · · 0016
(21) AD/DA control register	(003416) · · · [0 0 0 0 1 0 0 0
(22) D-A1 conversion register	(003616) · · · 0016
(23) D-A2 conversion register	(003716) · · · 0016
(24) Interrupt edge selection register	(003A <sub>16</sub> ) · · · [ 00 <sub>16</sub>
(25) CPU mode register	(003B <sub>16</sub> ) · · · 0 0 0 0 0 0 * 0
(26) Interrupt request register 1	(003C <sub>16</sub> ) · · · 00 <sub>16</sub>
(27) Interrupt request register 2	(003D <sub>16</sub> ) · · · [ 00 <sub>16</sub>
(28) Interrupt control register 1	(003E <sub>16</sub> ) · · · [ 00 <sub>16</sub>
(29) Interrupt control register 2	(003F <sub>16</sub> )··· 00 <sub>16</sub>
(30) Processor status register	(PS) X X X X X 1 X X
(31) Program counter	(PCH) Contents of address FFFD16
	(PCL) Contents of address FFFC16
CNVss pin.	re determined by the level at the gisters and RAM are undefined be initialized by software.

Fig. 27 Internal status of microcomputer after reset



# **3802 Group**




Fig. 28 Timing of reset



# **Clock Generating Circuit**

An oscillation circuit can be formed by connecting a resonator between XIN and XOUT. To supply a clock signal externally, input it to the XIN pin and make the XOUT pin open.

# **Oscillation control**

#### **Stop Mode**

If the STP instruction is executed, the internal clock  $\phi$  stops at an "H". Timer 1 is set to "0116" and prescaler 12 is set to "FF16". Oscillator restarts when an external interrupt is received, but the internal clock  $\phi$  remains at an "H" until timer 1 underflow. This allows time for the clock circuit oscillation to stabilize. If oscillator is restarted by a reset, no wait time is generated, so keep the RESET pin at an "L" level until oscillation has stabilized.

#### **Wait Mode**

If the WIT instruction is executed, the internal clock  $\phi$  stops at an "H" level, but the oscillator itself does not stop. The internal clock restarts if a reset occurs or when an interrupt is received.

Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

To ensure that interrupts will be received to release the STP or WIT state, interrupt enable bits must be set to "1" before the STP or WIT instruction is executed.

When the STP status is released, prescaler 12 and timer 1 will start counting and reset will not be released until timer 1 underflows, so set the timer 1 interrupt enable bit to "0" before the STP instruction is executed.




Fig. 29 Ceramic resonator circuit




Fig. 30 External clock input circuit




Fig. 31 Block diagram of clock generating circuit



#### **Processor Modes**

Single-chip mode, memory expansion mode, and microprocessor mode can be selected by changing the contents of the processor mode bits CMo and CM1 (bits 0 and 1 of address 003B16). In memory expansion mode and microprocessor mode, memory can be expanded externally through ports P0 to P3. In these modes, ports P0 to P3 lose their I/O port functions and become bus pins.

Table 2. Functions of ports in memory expansion mode and microprocessor mode

Port Name	Function			
Port P0	Outputs low-order byte of address.			
Port P1	Outputs high-order byte of address.			
Port P2	Operates as I/O pins for data D7 to D0			
POIL P2	(including instruction codes).			
	P30 and P31 function only as output pins			
	(except that the port latch cannot be read).			
	P32 is the ONW input pin.			
Port P3	P33 is the RESETOUT output pin. (Note)			
POILPS	P34 is the φ output pin.			
	P35 is the SYNC output pin.			
	P36 is the WR output pin, and P37 is the			
	RD output pin.			

**Note**: If CNVss is connected to Vss, the microcomputer goes to single-chip mode after a reset, so this pin cannot be used as the RESETOUT output pin.

# Single-Chip Mode

Select this mode by resetting the microcomputer with CNVss connected to Vss.

#### Memory Expansion Mode

Select this mode by setting the processor mode bits to "01" in software with CNVss connected to Vss. This mode enables external memory expansion while maintaining the validity of the internal ROM. Internal ROM will take precedence over external memory if addresses conflict.

#### **Microprocessor Mode**

Select this mode by resetting the microcomputer with CNVss connected to Vcc, or by setting the processor mode bits to "10" in software with CNVss connected to Vss. In microprocessor mode, the internal ROM is no longer valid and external memory must be used




Fig. 32 Memory maps in various processor modes




Fig. 33 Structure of CPU mode register



# Bus control with memory expansion

The 3802 group has a built-in  $\overline{\text{ONW}}$  function to facilitate access to external memory and I/O devices in memory expansion mode or microprocessor mode.

If an "L" level signal is input to the  $\overline{\text{ONW}}$  pin when the CPU is in a read or write state, the corresponding read or write cycle is extended by one cycle of  $\phi$ . During this extended period, the  $\overline{\text{RD}}$  or  $\overline{\text{WR}}$  signal remains at "L". This extension period is valid only for writing to and reading from addresses 000016 to 000716 and 044016 to FFFF16 in microprocessor mode, 044016 to YYYY16 in memory expansion mode, and only read and write cycles are extended.




Fig. 34 ONW function timing



# NOTES ON PROGRAMMING Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". After a reset, initialize flags which affect program execution.

In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

#### Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before executing a BBC or BBS instruction.

#### **Decimal Calculations**

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. Only the ADC and SBC instructions yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

The carry flag can be used to indicate whether a carry or borrow has occurred. Initialize the carry flag before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

# **Timers**

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n + 1).

# **Multiplication and Division Instructions**

The index X mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.

The execution of these instructions does not change the contents of the processor status register.

### **Ports**

The contents of the port direction registers cannot be read.

The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index X mode flag (T) is "1"
- The addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instruction (ROR, CLB, or SEB, etc.) to a direction register

Use instructions such as LDM and STA, etc., to set the port direction registers.

#### Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the  $\overline{\text{SRDY1}}$  signal, set the transmit enable bit, the receive enable bit, and the  $\overline{\text{SRDY1}}$  output enable bit to "1".

Serial I/O1 continues to output the final bit from the TxD pin after transmission is completed. The SOUT2 pin from serial I/O2 goes to high impedance after transmission is completed.

# **A-D Converter**

The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low.

Make sure that f(XIN) is at least 500 kHz during an A-D conversion. (If the  $\overline{ONW}$  pin has been set to "L", the A-D conversion will take twice as long to match the longer bus cycle, and so f(XIN) must be at least 1 MHz.)

Do not execute the STP or WIT instruction during an A-D conversion.

#### **D-A Converter**

The accuracy of the D-A converter becomes poor rapidly under the Vcc = 3.0 V or less condition.

#### **Instruction Execution Time**

The instruction execution time is obtained by multiplying the frequency of the internal clock  $\phi$  by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The frequency of the internal clock  $\phi$  is half of the XIN frequency. When the  $\overline{ONW}$  function is used in modes other than single-chip mode, the frequency of the internal clock  $\phi$  may be one fourth the XIN frequency.

# **Memory Expansion Mode**

The memory expansion mode is not available in the following microcomputers.

- M38024M6-XXXSP
- M38024M6-XXXFP

# Memory Expansion Mode and Microprocessor Mode

Execute the LDM or STA instruction for writing to port P3 (address 000616) in memory expansion mode and microprocessor mode. Set areas which can be read out and write to port P3 (address 000616) in a memory, using the read-modify-write instruction (SEB, CLB).



#### DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- 1. Mask ROM Order Confirmation Form
- 2. Mark Specification Form
- Data to be written to ROM, in EPROM form (three identical copies)

#### **ROM PROGRAMMING METHOD**

The built-in PROM of the blank One Time PROM version and built-in EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter. Set the address of PROM programmer in the user ROM area.

Package	Name of Programming Adapter
64P4B, 64S1B	PCA4738S-64A
64P6N	PCA4738F-64A
64D0	PCA4738L-64A

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 35 is recommended to verify programming.




Fig. 35 Programming and testing of One Time PROM version



# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to 7.0	V
VI	Input voltage P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, VREF		-0.3 to Vcc +0.3	V
Vı	Input voltage RESET, XIN	All voltages are based on Vss.  Output transistors are cut off.	-0.3 to Vcc +0.3	V
Vı	Input voltage CNVss	Output transistors are cut on.	-0.3 to 13	V
Vo	Output voltage P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, Xout		-0.3 to Vcc +0.3	V
Pd	Power dissipation	Ta = 25 °C	1000 (Note)	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature	1	-40 to 125	°C

Note: 300 mW in case of the flat package.

# **RECOMMENDED OPERATING CONDITIONS** (Vcc = 3.0 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min.	Тур.	Max.	Onit
Vcc	Power source voltage (f(XIN) < 2	MHz) (Note 1)	3.0	5.0	5.5	V
	Power source voltage (f(XIN) = 8	3 MHz) (Note 1)	4.0	5.0	5.5	V
Vss	Power source voltage			0		V
\/p==	Analog reference voltage (when A-D converter is used)		2.0		Vcc	V
VREF	Analog reference voltage (when D-A converter is used)		3.0		Vcc	
AVss	Analog power source voltage			0		V
VIA	Analog input voltage	AN0-AN7	AVss		Vcc	V
VIH	"H" input voltage	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67	0.8 Vcc		Vcc	V
VIH	"H" input voltage	RESET, XIN, CNVss	0.8 Vcc		Vcc	V
VIL	"L" input voltage	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67	0		0.2 VCC	V
VIL	"L" input voltage	RESET, CNVss	0		0.2 Vcc	V
VIL	"L" input voltage	XIN	0		0.16 Vcc	V
ΣIOH(peak)	"H" total peak output current	P00-P07, P10-P17, P20-P27, P30-P37 (Note 2)			-80	mA
ΣIOH(peak)	"H" total peak output current	P40-P47,P50-P57, P60-P67 (Note 2)			-80	mA
ΣIOL(peak)	"L" total peak output current	P00-P07, P10-P17, P20-P27, P30-P37 (Note 2)			80	mA
ΣIOL(peak)	"L" total peak output current	P40-P47,P50-P57, P60-P67 (Note 2)			80	mA
ΣIOH(avg)	"H" total average output current	P00-P07, P10-P17, P20-P27, P30-P37 (Note 2)			-40	mA
ΣIOH(avg)	"H" total average output current	P40-P47,P50-P57, P60-P67 (Note 2)			-40	mA
$\Sigma$ IOL(avg)	"L" total average output current	P00-P07, P10-P17, P20-P27, P30-P37 (Note 2)			40	mA
$\Sigma$ IOL(avg)	"L" total average output current	P40-P47,P50-P57, P60-P67 (Note 2)			40	mA
IOH(peak)	"H" peak output current	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67 (Note 3)			-10	mA
IOL(peak)	"L" peak output current	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67 (Note 3)			10	mA
IOH(avg)	"H" average output current	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67 (Note 4)			-5	mA
IOL(avg)	"L" average output current	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67 (Note 4)			5	mA
f(XIN)	Internal clock oscillation frequen	cy (Vcc = 4.0 to 5.5 V)			8	
	Internal clock oscillation frequency (Vcc = 3.0 to 4.0 V)				6 Vcc-16	MHz

Note 1: The minimum power source voltage is  $\frac{X+16}{6}$  [V] (f(XIN) = XMHz) on the condition of 2 MHz < f(XIN) < 8 MHz.

- 2: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.
- 3: The peak output current is the peak current flowing in each port.
- 4: The average output current IOL(avg), IOH(avg) in an average value measured over 100 ms.



# ELECTRICAL CHARACTERISTICS (Vcc = 3.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit		
Syllibol	raiailletei		rest conditions		Min.	Тур.	Max.	Unit
Vон	"H" output voltage P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67 (Note 1)	IOH = -10 mA VCC = 4.0 to 5.5 V		Vcc-2.0			- V	
		IOH = -1.0 mA VCC = 3.0 to 5.5 V		Vcc-1.0				
VoL	"L" output voltage P00–P07, P10–P17, P20–P27, P30–P37, P40–P47,P50–P57, P60–P67	IOL = 10 mA VCC = 4.0 to 5.5 V				2.0	V	
		P60–P67	IOL = 1.0 mA VCC = 3.0 to 5.5 V				1.0	V
VT+-VT-	Hysteresis	CNTR <sub>0</sub> , CNTR <sub>1</sub> , INT <sub>0</sub> –INT <sub>4</sub>				0.4		V
VT+-VT-	Hysteresis	RXD, SCLK1, SIN2, SCLK2				0.5		V
VT+-VT-	Hysteresis	RESET				0.5		V
Іін	"H" input current	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67	VI = VCC				5.0	μА
IIН	"H" input current	RESET, CNVss	VI = VCC				5.0	μА
Іін	"H" input current	XIN	VI = VCC			4		μА
lıL	"L" input current	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, RESET, CNVss	VI = VSS				-5.0	μА
liL	"L" input current	RESET, CNVss	VI = VSS				-5.0	μА
liL	"L" input current	XIN	VI = VSS			-4		μА
VRAM	RAM hold voltage		When clock stopped		2.0		5.5	V
Icc	Power source current		f(XIN) = 8 MHz, VCC =	5 V		6.4	13	
			f(XIN) = 5  MHz, VCC = 5  V $f(XIN) = 2  MHz, VCC = 3  V$			4	8	mA
						0.8	2.0	
			When WIT instruction is executed with f(Xin) = 8MHz,Vcc=5V			1.5		
			When WIT instruction is executed with f(Xin) = 5MHz,Vcc=5V			1		
			When WIT instruction is executed with $f(Xin) = 2MHz, Vcc=3V$			0.2		
			When STP instruction is executed with clock (stopped, output	Ta = 25 °C (Note 2)		0.1	1	
				Ta = 85 °C (Note 2)			10	μΑ

Note 1: P45 is measured when the P45/TXD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".
 P51 is measured when the P51/SoUT2 P-channel output disable bit of the serial I/O2 control register (bit 7 of address 001D16) is "0".
 With output transistors isolated and A-D converter having completed conversion, and not including current flowing through VREF pin.

# **A-D CONVERTER CHARACTERISTICS**

(VCC = 3.0 to 5.5 V, VSS = AVSS = 0 V, VREF = 2.0 V to VCC, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Linit
			Min.	Тур.	Max.	Unit
_	Resolution				8	Bits
_	Absolute accuracy (excluding quantization error)			±1	±2.5	LSB
tconv	Conversion time				50	tC(φ)
RLADDER	Ladder resistor			35		kΩ
IVREF	Reference power source input current (Note)	VREF = 5.0 V	50	150	200	μΑ
II(AD)	A-D port input current			0.5	5.0	μΑ

Note: When D-A conversion registers (addresses 003616 and 003716) contain "0016".



## **3802 Group**

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### **D-A CONVERTER CHARACTERISTICS**

(VCC = 3.0 to 5.5 V, VSS = AVSS = 0 V, VREF = 3.0 V to VCC,  $T_a = -20$  to 85 °C, unless otherwise noted)

Symbol	Par	ameter	Test conditions	Limits			Unit
	Fai	ametei	rest conditions	Min.	Тур.	Max.	Onit
_	Resolution					8	Bits
_	Abaduta agguragy	Vcc = 4.0 to 5.5 V				1.0	- %
	Absolute accuracy	Vcc = 3.0 to 4.0 V				2.5	/0
tsu	Setting time					3	μs
Ro	Output resistor			1	2.5	4	kΩ
IVREF	Reference power sou	rce input current (Note)				3.2	mA

**Note:** Using one D-A converter, with the value in the D-A conversion register of the other D-A converter being "0016", and excluding currents flowing through the A-D resistance ladder.



### **TIMING REQUIREMENTS 1** (Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Limits		
Symbol	raidifietei	Min.	Тур.	Max.	Unit
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	External clock input cycle time	125			ns
twH(XIN)	External clock input "H" pulse width	50			ns
twL(XIN)	External clock input "L" pulse width	50			ns
tc(CNTR)	CNTRo, CNTR1 input cycle time	200			ns
twH(CNTR)	CNTRo, CNTR1 input "H" pulse width	80			ns
twH(INT)	INTo to INT4 input "H" pulse width	80			ns
twL(CNTR)	CNTRo, CNTR1 input "L" pulse width	80			ns
twL(INT)	INTo to INT4 input "L" pulse width	80			ns
tc(Sclk1)	Serial I/O1 clock input cycle time (Note)	800			ns
tc(Sclk2)	Serial I/O2 clock input cycle time	1000			ns
twH(Sclk1)	Serial I/O1 clock input "H" pulse width (Note)	370			ns
twH(Sclk2)	Serial I/O2 clock input "H" pulse width	400			ns
twL(Sclk1)	Serial I/O1 clock input "L" pulse width (Note)	370			ns
twL(Sclk2)	Serial I/O2 clock input "L" pulse width	400			ns
tsu(RxD-Sclk1)	Serial I/O1 input set up time	220			ns
tsu(SIN2-SCLK2)	Serial I/O2 input set up time	200			ns
th(Sclk1-RxD)	Serial I/O1 input hold time	100			ns
th(Sclk2-Sin2)	Serial I/O2 input hold time	200			ns

Note: When f(XIN) = 8 MHz and bit 6 of address 001A16 is "1". Divide this value by four when f(XIN) = 8 MHz and bit 6 of address 001A16 is "0".

### TIMING REQUIREMENTS 2 (Vcc = 3.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Cumbal	Doromotor		Limits		Unit
Symbol	Parameter	Min.	Тур.	Max.	Unit
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	External clock input cycle time	500/ (3 Vcc-8)			ns
twH(XIN)	External clock input "H" pulse width	200/ (3 Vcc-8)			ns
twL(XIN)	External clock input "L" pulse width	200/ (3 Vcc-8)			ns
tc(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input cycle time	500			ns
twH(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "H" pulse width	230			ns
twH(INT)	INTo to INT4 input "H" pulse width	230			ns
twL(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "L" pulse width	230			ns
twL(INT)	INTo to INT4 input "L" pulse width	230			ns
tc(Sclk1)	Serial I/O1 clock input cycle time (Note)	2000			ns
tc(Sclk2)	Serial I/O2 clock input cycle time	2000			ns
twH(Sclk1)	Serial I/O1 clock input "H" pulse width (Note)	950			ns
twH(Sclk2)	Serial I/O2 clock input "H" pulse width	950			ns
twL(Sclk1)	Serial I/O1 clock input "L" pulse width (Note)	950			ns
twL(Sclk2)	Serial I/O2 clock input "L" pulse width	950			ns
tsu(RxD-Sclk1)	Serial I/O1 input set up time	400			ns
tsu(SIN2-SCLK2)	Serial I/O2 input set up time	400			ns
th(Sclk1-RxD)	Serial I/O1 input hold time	200			ns
th(Sclk2-SIN2)	Serial I/O2 input hold time	300			ns

**Note:** When f(XIN) = 2 MHz and bit 6 of address 001A16 is "1". Divide this value by four when f(XIN) = 2 MHz and bit 6 of address 001A16 is "0".



### **SWITCHING CHARACTERISTICS 1** (Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Cymphol	Doromotor	Test conditions	ı	_imits		Unit
Symbol	Parameter	Test conditions	Min.	Тур.	Max.  140 200 30 30 30 40	Unit
twH(Sclk1)	Serial I/O1 clock output "H" pulse width		tc(Sclk1)/2-30			ns
twH(Sclk2)	Serial I/O2 clock output "H" pulse width		tc(Sclk2)/2-160			ns
twL(Sclk1)	Serial I/O1 clock output "L" pulse width		tc(Sclk1)/2-30			ns
twL(Sclk2)	Serial I/O2 clock output "L" pulse width	tc(SCLK1)/2-30 tc(SCLK2)/2-160			ns	
td(Sclk1-TxD)	Serial I/O1 output delay time (Note 1)				140	ns
td(Sclk2-Sout2)	Serial I/O2 output delay time (Note 2)				200	ns
tv(Sclk1-TxD)	Serial I/O1 output valid time (Note 1)	Fig. 36	-30			ns
tv(Sclk2-Sout2)	Serial I/O2 output valid time (Note 2)		0			ns
tr(Sclk1)	Serial I/O1 clock output rising time				30	ns
tf(Sclk1)	Serial I/O1 clock output falling time				30	ns
tr(Sclk2)	Serial I/O2 clock output rising time				30	ns
tf(Sclk2)	Serial I/O2 clock output falling time				40	ns
tr(CMOS)	CMOS output rising time (Note 3)			10	30	ns
tf(CMOS)	CMOS output falling time (Note 3)			10	30	ns

Note1: When the P45/TXD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

2: When the P51/SOUT2 P-channel output disable bit of the serial I/O2 control register (bit 7 of address 001D16) is "0".

3: XOUT pin is excluded.

### SWITCHING CHARACTERISTICS 2 (Vcc = 3.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Cymphol	Doromotor	Test conditions	I	_imits		Unit
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
twH(Sclk1)	Serial I/O1 clock output "H" pulse width		tc(Sclk1)/2-50			ns
twH(Sclk2)	Serial I/O2 clock output "H" pulse width		tc(Sclk2)/2-240			ns
twL(Sclk1)	Serial I/O1 clock output "L" pulse width		tc(Sclk1)/2-50			ns
twL(Sclk2)	Serial I/O2 clock output "L" pulse width		tc(Sclk2)/2-240			ns
td(Sclk1-TxD)	Serial I/O1 output delay time (Note 1)				350	ns
td(Sclk2-Sout2)	Serial I/O2 output delay time (Note 2)				400	ns
tv(ScLK1-TxD)	Serial I/O1 output valid time (Note 1)	Fig. 36	-30			ns
tv(Sclk2-Sout2)	Serial I/O2 output valid time (Note 2)		0			ns
tr(Sclk1)	Serial I/O1 clock output rising time				50	ns
tf(Sclk1)	Serial I/O1 clock output falling time				50	ns
tr(Sclk2)	Serial I/O2 clock output rising time				50	ns
tf(Sclk2)	Serial I/O2 clock output falling time				50	ns
tr(CMOS)	CMOS output rising time (Note 3)			20	50	ns
tf(CMOS)	CMOS output falling time (Note 3)			20	50	ns

Note1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

2: When the P51/Sout2 P-channel output disable bit of the serial I/O2 control register (bit 7 of address 001D16) is "0".

3: XOUT pin is excluded.



### TIMING REQUIREMENTS 1 IN MEMORY EXPANSION MODE AND MICROPROCESSOR MODE

(VCC = 4.0 to 5.5 V, VsS = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits		Unit	
Symbol	Falanietei	Min.	Тур.	Max.	Offic
tsu( <del>ONW</del> −φ)	Before	-20			ns
th(φ− <del>ONW</del> )	After $\phi$ $\overline{\text{ONW}}$ input hold time	-20			ns
tsu(DB-φ)	Before $\phi$ data bus set up time	60			ns
th(φ–DB)	After φ data bus hold time	0			ns
tsu( <u>ONW</u> - <u>RD</u> ) tsu(ONW-WR)	Before RD ONW input set up time Before WR ONW input set up time	-20			ns
$\begin{array}{c} th(\overline{RD}-\overline{ONW}) \\ th(\overline{WR}-\overline{ONW}) \end{array}$	After RD ONW input hold time After WR ONW input hold time	-20			ns
tsu(DB-RD)	Before RD data bus set up time	65			ns
th(RD-DB)	After RD data bus hold time	0			ns

### SWITCHING CHARATERISTICS 1 IN MEMORY EXPANSION MODE AND MICROPROCESSOR MODE

(VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Currente e l	Deservator	Took oo a dikisaa		Limits		I lait
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
tc(φ)	φ clock cycle time			2tc(XIN)		ns
twH(φ)	φ clock "H" pulse width		tc(XIN)-10			ns
twL(φ)	φ clock "L" pulse width		tc(XIN)-10			ns
td(φ-AH)	After φ AD15–AD8 delay time			20	40	ns
tv(φ-AH)	After $\phi$ AD15–AD8 valid time		6	10		ns
td(φ-AL)	After $\phi$ AD7–AD0 delay time			25	45	ns
tv(φ-AL)	After   AD7-AD0 valid time		6	10		ns
td(φ-SYNC)	SYNC delay time			20		ns
tv(φ-SYNC)	SYNC valid time			10		ns
td(∮−WR)	RD and WR delay time			10	20	ns
tv(φ−WR)	RD and WR valid time		3	5	10	ns
td(φ-DB)	After $\phi$ data bus delay time			20	70	ns
tv(φ−DB)	After $\phi$ data bus valid time		15			ns
twL(RD)	RD pulse width, WR pulse width	Fig. 36	tc(XIN)-10			ns
twL(NR)	RD pulse width, WR pulse width (When one-wait is valid)		3tc(XIN)-10			ns
td(AH-\overline{RD}) td(AH-\overline{WR})	After AD15–AD8 $\overline{\text{RD}}$ delay time After AD15–AD8 $\overline{\text{WR}}$ delay time		tc(XIN)-35	tc(XIN)-15		ns
td(AL-\overline{RD}) td(AL-\overline{WR})	After AD7–AD0 RD delay time After AD7–AD0 WR delay time		tc(XIN)-40	tc(XIN)-20		ns
tv(RD-AH) tv(WR-AH)	After $\overline{RD}$ AD15–AD8 valid time After $\overline{WR}$ AD15–AD8 valid time		0	5		ns
tv(RD-AL) tv(WR-AL)	After $\overline{RD}$ AD7–AD0 valid time After $\overline{WR}$ AD7–AD0 valid time		0	5		ns
td(WR-DB)	After WR data bus delay time			15	65	ns
tv(WR-DB)	After WR data bus valid time		10			ns
td(RESET-RESETOUT)	RESETOUT output delay time (Note 1)				200	ns
tν(φ-RESET)	RESETOUT output valid time (Note 1)		0		200	ns

Note 1: The RESETout output goes "H" in sync with the rise of the  $\phi$  clock that is anywhere between about 8 cycle and 13 cycles after the RESET input goes "H".



### TIMING REQUIREMENTS 2 IN MEMORY EXPANSION MODE AND MICROPROCESSOR MODE

(Vcc = 3.0 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Coursels al	Daramatar		Limits		Unit
Symbol	Parameter	Min.	Тур.	Max.	Offic
tsu( <del>ONW</del> -φ)	Before	-20			ns
th(φ− <del>ONW</del> )	After $\phi$ $\overline{\text{ONW}}$ input hold time	-20			ns
tsu(DB-φ)	Before $\phi$ data bus set up time	180			ns
th(φ–DB)	After φ data bus hold time	0			ns
$tsu(\overline{ONW}-\overline{RD}) \\ tsu(\overline{ONW}-\overline{WR})$	Before RD ONW input set up time Before WR ONW input set up time	-20			ns
$\begin{array}{c} th(\overline{RD}-\overline{ONW})\\ th(\overline{WR}-\overline{ONW}) \end{array}$	After RD ONW input hold time After WR ONW input hold time	-20			ns
tsu(DB-RD)	Before RD data bus set up time	185			ns
th(RD-DB)	After $\overline{RD}$ data bus hold time	0			ns

### SWITCHING CHARACTERISTICS 2 IN MEMORY EXPANSION MODE AND MICROPROCESSOR MODE

(Vcc = 3.0 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	L	imits		
Symbol	Farameter	rest conditions	Min.	Тур.	Max.	Unit
tc(φ)	φ clock cycle time			2tc(XIN)		ns
twH(φ)	φ clock "H" pulse width		tc(XIN)-20			ns
twL(φ)	φ clock "L" pulse width		tc(XIN)-20			ns
td(φ-AH)	After φ AD15–AD8 delay time				150	ns
tν(φ-AH)	After φ AD15–AD8 valid time		10	15		ns
td(φ-AL)	After $\phi$ AD7–AD0 delay time				150	ns
tν(φ-AL)	After   AD7-AD0 valid time		10	15		ns
td(φ-SYNC)	SYNC delay time			40		ns
tv(φ-SYNC)	SYNC valid time			20		ns
$td(\phi - \overline{WR})$	RD and WR delay time			15	25	ns
$tv(\phi - \overline{WR})$	RD and WR valid time		3	7	15	ns
td(φ-DB)	After $\phi$ data bus delay time				200	ns
tv(φ-DB)	After $\phi$ data bus valid time	Fig. 36	15			ns
twL(RD)	RD pulse width, WR pulse width	Fig. 36	tc(XIN)-20			ns
$twL(\overline{WR})$	RD pulse width, WR pulse width (when one-wait is valid)		15			ns
td(AH-RD) td(AH-WR)	After AD15–AD8 RD delay time After AD15–AD8 WR delay time		tc(XIN)-145			ns
td(AL-\overline{RD}) td(AL-\overline{WR})	After AD7–AD0 RD delay time After AD7–AD0 WR delay time		tc(XIN)-145			ns
tv(\overline{RD}-AH) tv(\overline{WR}-AH)	After RD AD15–AD8 valid time After WR AD15–AD8 valid time		5	10		ns
tv(\overline{RD}-AL) tv(\overline{WR}-AL)	After RD AD7–AD0 valid time After WR AD7–AD0 valid time		5	10		ns
td(WR-DB)	After WR data bus delay time				195	ns
tv(WR-DB)	After WR data bus valid time	7	10			ns
td(RESET-RESETout)	RESETOUT output delay time (Note 1)	7			300	ns
tv( $\phi$ -RESET)	RESETOUT output valid time (Note 1)	7	0		300	ns

Note1: The RESETout output goes "H" in sync with the fall of the  $\phi$  clock that is anywhere between about 8 cycle and 13 cycles after the RESET input goes "H".



### **ABSOLUTE MAXIMUM RATINGS (Extended operating temperature version)**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to 7.0	V
VI	Input voltage P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, VREF		-0.3 to Vcc +0.3	V
Vı	Input voltage RESET, XIN	All voltage are based on Vss.  Output transistors are cut off.	-0.3 to Vcc +0.3	V
Vı	Input voltage CNVss	a Cutput transistors are out on.	-0.3 to 13	V
Vo	Output voltage P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, Xout		-0.3 to Vcc +0.3	V
Pd	Power dissipation	Ta = 25 °C	1000 (Note)	mW
Topr	Operating temperature		-40 to 85	°C
Tstg	Storage temperature		-65 to 150	°C

### **RECOMMENDED OPERATING CONDITIONS (Extended operating temperature version)**

(VCC = 4.0 to 5.5 V, Ta = -40 to 85 °C, unless otherwise noted)

Symbol		Parameter		Limits		Unit
Symbol		Farameter	Min.	Тур.	Max.	Offic
Vcc	Power source voltage (f(XIN) ≤ 2	MHz)	4.0	5.0	5.5	V
Vss	Power source voltage	Power source voltage		0		V
VREF	Analog reference voltage (when	A-D converter is used)	2.0		Vcc	V
VKEF	Analog reference voltage (when	D-A converter is used)	4.0		Vcc	
AVss	Analog power source voltage			0		V
VIA	Analog input voltage	AN0-AN7	AVss		Vcc	V
VIH	"H" input voltage	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67	0.8 Vcc		Vcc	V
VIH	"H" input voltage	RESET, XIN, CNVss	0.8 Vcc		Vcc	V
VIL	"L" input voltage	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67	0		0.2 Vcc	٧
VIL	"L" input voltage	RESET, CNVss	0		0.2 Vcc	V
VIL	"L" input voltage	XIN	0		0.16 Vcc	V
$\Sigma$ IOH(peak)	"H" total peak output current	P00-P07, P10-P17, P20-P27, P30-P37 (Note 1)			-80	mA
$\Sigma$ IOH(peak)	"H" total peak output current	P40-P47,P50-P57, P60-P67 (Note 1)			-80	mA
$\Sigma$ IOL(peak)	"L" total peak output current	P00-P07, P10-P17, P20-P27, P30-P37 (Note 1)			80	mA
$\Sigma$ IOL(peak)	"L" total peak output current	P40-P47,P50-P57, P60-P67 (Note 1)			80	mA
$\Sigma$ IOH(avg)	"H" total average output current	P00-P07, P10-P17, P20-P27, P30-P37 (Note 1)			-40	mA
$\Sigma$ IOH(avg)	"H" total average output current	P40-P47,P50-P57, P60-P67 (Note 1)			-40	mA
$\Sigma IOL(avg)$	"L" total average output current	P00-P07, P10-P17, P20-P27, P30-P37 (Note 1)			40	mA
$\Sigma IOL(avg)$	"L" total average output current	P40-P47,P50-P57, P60-P67 (Note 1)			40	mA
IOH(peak)	"H" peak output current	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67 (Note 2)			-10	mA
IOL(peak)	"L" peak output current	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67 (Note 2)			10	mA
IOH(avg)	"H" average output current	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67 (Note 3)			-5	mA
IOL(avg)	"L" average output current	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67 (Note 3)			5	mA
f(XIN)	Internal clock oscillation frequen	cy (Vcc = 4.0 to 5.5 V)			8	MHz

Note 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

- 2: The peak output current is the peak current flowing in each port.
- 3: The average output current IOL(avg), IOH(avg) in an average value measured over 100 ms.



### **ELECTRICAL CHARACTERISTICS (Extended operating temperature version)**

(VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = -40 to 85 °C, unless otherwise noted)

Cumbal		Daramatar	Test condition			Limits		Unit
Symbol		Parameter	lest condition	1S	Min.	Тур.	Max.	Offic
Vон	"H" output voltage	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67 (Note 1)	IOH = -10 mA		Vcc-2.0			V
VoL	"L" output voltage	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47,P50–P57, P60–P67	IOL = 10 mA				2.0	V
VT+ - VT-	Hysteresis	CNTR0, CNTR1, INT0-INT4				0.4		V
VT+ - VT-	Hysteresis	RXD, SCLK1, SIN2, SCLK2				0.5		V
VT+ - VT-	Hysteresis	RESET				0.5		V
Іін	"H" input current	P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67	VI = VCC				5.0	μА
Іін	"H" input current	RESET, CNVss	VI = VCC				5.0	μА
Іін	"H" input current	XIN	VI = VCC			4		μΑ
lıL	"L" input current	P00-P07, P10-P17, P20-P27, P30-P37, <u>P40-P47</u> , P50-P57, P60-P67, RESET, CNVss	VI = VSS				-5.0	μА
lıL	"L" input current	XIN	VI = VSS			-4		μА
VRAM	RAM hold voltage		When clock stopped		2.0		5.5	V
			f(XIN) = 8 MHz			6.4	13	
			f(XIN) = 5 MHz			4	8	
			When WIT instruction is with f(XIN) = 8 MHz	s executed		1.5		mA
Icc	Power source curre	ent	When WIT instruction is with f(XIN) = 5 MHz	s executed		1		
			When STP instruction is executed with clock	Ta = 25 °C (Note 2)		0.1	1	
			stopped, output transistors isolated.	Ta = 85 °C (Note 2)			10	μΑ

Note 1: P45 is measured when the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

P51 is measured when the P51/Sout2 P-channel output disable bit of the serial I/O2 control register (bit 7 of address 001D16) is "0".

2: With output transistors isolated and A-D converter having completed conversion, and not including current flowing through VREF pin.

### A-D CONVERTER CHARACTERISTICS (Extended operating temperature version)

(VCC = 4.0 to 5.5 V, VSS = AVSS = 0 V, VREF = 2.0 V to VCC, Ta = -40 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
	Falanete	rest conditions	Min.	Тур.	Max.	Offit
_	Resolution				8	Bits
_	Absolute accuracy (excluding quantization error)			±1	±2.5	LSB
tCONV	Conversion time				50	tC(φ)
RLADDER	Ladder resistor			35		kΩ
IVREF	Reference power source input current (Note)	VREF = 5.0 V	50	150	200	μΑ
II(AD)	A-D port input current			0.5	5.0	μΑ

Note: When D-A conversion registers (addresses 003616 and 003716) contain "0016".



## **3802 Group**

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# D-A CONVERTER CHARACTERISTICS (Extended operating temperature version) (VCC = 4.0 to 5.5 V, Vss = AVss = 0 V, VREF = 4.0 V to VCC, Ta = -40 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			- Unit
	Falametei	rest conditions	Min.	Тур.	Max.	Offic
_	Resolution				8	Bits
_	Absolute accuracy				1.0	%
tsu	Setting time				3	μs
Ro	Output resistor		1	2.5	4	kΩ
IVREF	Reference power source input current (Note)				3.2	mA

Note: Using one D-A converter, with the value in the D-A conversion register of the other D-A converter being "0016", and excluding currents flowing through the A-D resistance ladder.



### TIMING REQUIREMENTS 1 (Extended operating temperature version)

(VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = -40 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
Symbol	Parameter	Min.	Тур.	Max.	Unit
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	External clock input cycle time	125			ns
twH(XIN)	External clock input "H" pulse width	50			ns
twL(XIN)	External clock input "L" pulse width	50			ns
tc(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input cycle time	200			ns
twH(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "H" pulse width	80			ns
twH(INT)	INTo to INT4 input "H" pulse width	80			ns
twL(CNTR)	CNTRo, CNTR1 input "L" pulse width	80			ns
twL(INT)	INTo to INT4 input "L" pulse width	80			ns
tc(Sclk1)	Serial I/O1 clock input cycle time (Note)	800			ns
tc(Sclk2)	Serial I/O2 clock input cycle time	1000			ns
twH(Sclk1)	Serial I/O1 clock input "H" pulse width (Note)	370			ns
twH(Sclk2)	Serial I/O2 clock input "H" pulse width	400			ns
twL(Sclk1)	Serial I/O1 clock input "L" pulse width (Note)	370			ns
twL(Sclk2)	Serial I/O2 clock input "L" pulse width	400			ns
tsu(RxD-Sclk1)	Serial I/O1 input set up time	220			ns
tsu(SIN2-SCLK2)	Serial I/O2 input set up time	200			ns
th(Sclk1-RxD)	Serial I/O1 input hold time	100			ns
th(SCLK2-SIN2)	Serial I/O2 input hold time	200			ns

Note: When f(XIN) = 8 MHz and bit 6 of address 001A16 is "1". Divide this value by four when f(XIN) = 8 MHz and bit 6 of address 001A16 is "0".

### **SWITCHING CHARACTERISTICS 1 (Extended operating temperature version)**

(VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = -40 to 85 °C, unless otherwise noted)

Symbol	Doromotor	Toot conditions	Limits			Unit
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Offic
twH(Sclk1)	Serial I/O1 clock output "H" pulse width		tc(Sclk1)/2-30			ns
twH(Sclk2)	Serial I/O2 clock output "H" pulse width		tc(Sclk2)/2-160			ns
twL(Sclk1)	Serial I/O1 clock output "L" pulse width		tc(Sclk1)/2-30			ns
twL(Sclk2)	Serial I/O2 clock output "L" pulse width		tc(Sclk2)/2-160			ns
td(Sclk1-TxD)	Serial I/O1 output delay time (Note 1)				140	ns
td(Sclk2-Sout2)	Serial I/O2 output delay time (Note 2)				200	ns
tv(ScLK1-TxD)	Serial I/O1 output valid time (Note 1)	Fig. 36	-30			ns
tv(SCLK2-SOUT2)	Serial I/O2 output valid time (Note 2)		0			ns
tr(Sclk1)	Serial I/O1 clock output rising time				30	ns
tf(Sclk1)	Serial I/O1 clock output falling time				30	ns
tr(Sclk2)	Serial I/O2 clock output rising time				30	ns
tf(Sclk2)	Serial I/O2 clock output falling time				40	ns
tr(CMOS)	CMOS output rising time (Note 3)			10	30	ns
tf(CMOS)	CMOS output falling time (Note 3)			10	30	ns

Note1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

2: When the P51/Sout2 P-channel output disable bit of the serial I/O2 control register (bit 7 of address 001D16) is "0".

3: XOUT pin excluded.



### TIMING REQUIREMENTS IN MEMORY EXPANSION MODE AND MICROPROCESSOR MODE

(Extended operating temperature version)

(VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = -40 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
Symbol		Min.	Тур.	Max.	Offic
tsu( <del>ONW</del> -φ)	Before $\phi$ ONW input set up time	-20			ns
th(∳– <del>ONW</del> )	After	-20			ns
tsu(DB-φ)	Before $\phi$ data bus set up time	60			ns
th(φ–DB)	After φ data bus hold time	0			ns
$tsu(\overline{\mbox{ONW}}-\overline{\mbox{RD}})\\tsu(\overline{\mbox{ONW}}-\overline{\mbox{WR}})$	Before RD ONW input set up time Before WR ONW input set up time	-20			ns
$\begin{array}{c} th(\overline{RD}-\overline{ONW}) \\ th(\overline{WR}-\overline{ONW}) \end{array}$	After RD ONW input hold time After WR ONW input hold time	-20			ns
tsu(DB-RD)	Before RD data bus set up time	65			ns
th(RD-DB)	After RD data bus hold time	0			ns

# SWITCHING CHARACTERISTICS IN MEMORY EXPANSION MODE AND MICROPROCESSOR MODE (Extended operating temperature version) $(VCC = 4.0 \text{ to } 5.5 \text{ V}, VSS = 0 \text{ V}, Ta = -40 \text{ to } 85 ^{\circ}C, \text{ unless otherwise noted})$

Symbol	Parameter	Test conditions		Limits		Linit
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit
tc(\phi)	φ clock cycle time			2Xtc(XIN)		ns
twH(φ)	φ clock "H" pulse width		tc(XIN)-10			ns
twL(♦)	φ clock "L" pulse width		tc(XIN)-10			ns
td(∮–AH)	After φ AD15–AD8 delay time			20	40	ns
tv(φ−AH)	After φ AD15–AD8 valid time		6	10		ns
td(∮–AL)	After φ AD7–AD0 delay time			25	45	ns
tv(φ−AL)	After φ AD7–AD0 valid time		6	10		ns
td(φ−SYNC)	SYNC delay time			20		ns
tv(∮−SYNC)	SYNC valid time			10		ns
$td(\phi - \overline{WR})$	RD and WR delay time			10	20	ns
$t_V(\phi - \overline{WR})$	RD and WR valid time		3	5	10	ns
td(∮−DB)	After φ data bus delay time			20	70	ns
tv(∮−DB)	After φ data bus valid time	Fig. 36	15			ns
twL(RD)	RD pulse width, WR pulse width	1 ig. 33	tc(XIN)-10			ns
twL(WR)	$\overline{RD}$ pulse width, $\overline{WR}$ pulse width (when one wait is valid)		3tc(XIN)-10			ns
td(AH-RD) td(AH-WR)	After AD15–AD8 RD delay time After AD15–AD8 WR delay time		tc(XIN)-35	tc(XIN)-15		ns
td(AL-\overline{RD}) td(AL-\overline{WR})	After AD7–AD0 RD delay time After AD7–AD0 WR delay time		tc(XIN)-40	tc(XIN)-20		ns
tv( <del>RD</del> -AH) tv( <del>WR</del> -AH)	After $\overline{RD}$ AD15–AD8 valid time After $\overline{WR}$ AD15–AD8 valid time		0	5		ns
tv(\overline{RD}-AL) tv(\overline{WR}-AL)	After $\overline{\text{RD}}$ AD7–AD0 valid time After $\overline{\text{WR}}$ AD7–AD0 valid time		0	5		ns
td(WR-DB)	After WR data bus delay time			15	65	ns
tv(WR-DB)	After WR data bus valid time		10			ns
td(RESET-RESETout)	RESETOUT output delay time				200	ns
tv(φ−RESET)	RESETOUT output valid time (Note 1)		0		200	ns

Note 1: The RESETouT output goes "H" in sync with the rise of the φ clock that is anywhere between about 8 cycle and 13 cycles after the RESET input goes "H".





Fig. 36 Circuit for measuring output switching characteristics




### **TIMING DIAGRAM**


### (1) Timing Diagram



### (2) Timing Diagram in Memory Expansion Mode and Microprocessor Mode (a)




### (3)Timing Diagram in Microprocessor Mode





### (4) Timing Diagram in Memory Expansion Mode and Microprocessor Mode (b)



### **3802 Group**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

#### Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

  Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.

  All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi
- All information contained in these materials, including product data, diagrams and charts, represent information or products at the time of publication of these materials, and are subject to change by mitisubish Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitisubish Electric Corporation or an authorized Mitisubish Electric Corporation bemiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitisubish Electric Corporation or an authorized Mitisubish Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

  The prior written approval of Mitisubish Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

  If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
- approved destination.
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

  Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.



REVISION DESCRIPTION LIST	3802 GROUP DATA SHEET
	1

Rev.	Revision Description	Rev.
No. 1.0	First Edition	date 971226
1.0	T if St. Edition	37 1220
	I.	