1048576-word × 16-bit Dynamic RAM

HITACHI

ADE-203-635C (Z) Rev. 3.0 Feb. 21, 1997

Description

The Hitachi HM51W16160 Series, HM51W18160 Series are CMOS dynamic RAMs organized as 1,048,576-word × 16-bit. They employ the most advanced CMOS technology for high performance and low power. The HM51W16160 Series, HM51W18160 Series offer Fast Page Mode as a high speed access mode. They have package variations of 42-pin plastic SOJ and 50-pin plastic TSOP II

Features

• Single 3.3 V (±0.3 V)

• Access time: 50 ns/60 ns/70 ns (max)

Power dissipation

— Active mode : 396 mW/360 mW/324 mW (max) (HM51W16160 Series)

684 mW/612 mW/540 mW (max) (HM51W18160 Series)

— Standby mode: 7.2 mW (max)

: 0.54 mW (max) (L-version)

Fast page mode capability

Refresh cycles

— 4096 refresh cycles: 64 ms (HM51W16160 Series)

: 128 ms (L-version)

— 1024 refresh cycles: 16 ms (HM51W18160 Series)

: 128 ms (L-version)

· 4 variations of refresh

- RAS-only refresh
- CAS-before-RAS refresh
- Hidden refresh
- Self refresh (L-version)
- $2\overline{CAS}$ -byte control
- Battery backup operation (L-version)




<u>HM51W16160 Series</u>, <u>HM51W18160 Series</u>

Ordering Information

Type No.	Access time	Package
HM51W16160J-5 HM51W16160J-6	50 ns 60 ns	400-mil 42-pin plastic SOJ (CP-42D)
HM51W16160J-7	70 ns	
HM51W16160LJ-5	50 ns	
HM51W16160LJ-6	60 ns	
HM51W16160LJ-7	70 ns	
HM51W18160J-5	50 ns	
HM51W18160J-6	60 ns	
HM51W18160J-7	70 ns	
HM51W18160LJ-5	50 ns	
HM51W18160LJ-6	60 ns	
HM51W18160LJ-7	70 ns	
HM51W16160TT-5	50 ns	400-mil 50-pin plastic TSOP II (TTP-50/44DC)
HM51W16160TT-6	60 ns	
HM51W16160TT-7	70 ns	
HM51W16160LTT-5	50 ns	
HM51W16160LTT-6	60 ns	
HM51W16160LTT-7	70 ns	
HM51W18160TT-5	50 ns	
HM51W18160TT-6	60 ns	
HM51W18160TT-7	70 ns	
HM51W18160LTT-5	50 ns	
HM51W18160LTT-6	60 ns	
HM51W18160LTT-7	70 ns	


Pin Arrangement



Pin Description

Pin name	Function
A0 to A11	Address input — Row/Refresh address A0 to A11 — Column address A0 to A7
I/O0 to I/O15	Data input/Data output
RAS	Row address strobe
UCAS, LCAS	Column address strobe
WE	Read/Write enable
ŌĒ	Output enable
V _{cc}	Power supply
V _{SS}	Ground
NC	No connection


Pin Arrangement




Pin Description

Pin name	Function
A0 to A9	Address input — Row/Refresh address A0 to A9 — Column address A0 to A9
I/O0 to I/O15	Data input/Data output
RAS	Row address strobe
UCAS, LCAS	Column address strobe
WE	Read/Write enable
ŌĒ	Output enable
V _{cc}	Power supply
V _{SS}	Ground
NC	No connection

Block Diagram (HM51W16160 Series)



Block Diagram (HM51W18160 Series)



HITACHI

Truth Table

RAS	LCAS	UCAS	WE	ΘE	Output		Operation
Н	D	D	D	D	Open		Standby
L	L	Н	Н	L	Valid	Lower byte	Read cycle
L	Н	L	Н	L	Valid	Upper byte	_
L	L	L	Н	L	Valid	Word	
L	L	Н	L*2	D	Open	Lower byte	Early write cycle
L	Н	L	L*2	D	Open	Upper byte	_
L	L	L	L*2	D	Open	Word	_
L	L	Н	L*2	Н	Undefined	Lower byte	Delayed write cycle
L	Н	L	L*2	Н	Undefined	Upper byte	_
L	L	L	L*2	Н	Undefined	Word	_
L	L	Н	H to L	L to H	Valid	Lower byte	Read-modify-write cycle
L	Н	L	H to L	L to H	Valid	Upper byte	_
L	L	L	H to L	L to H	Valid	Word	_
L	Н	Н	D	D	Open	Word	RAS-only refresh cycle
H to L	Н	L	D	D	Open	Word	CAS-before-RAS refresh cycle or
H to L	L	Н	D	D	Open	Word	Self refresh cycle (L-version)
H to L	L	L	D	D	Open	Word	-
L	L	L	Н	Н	Open		Read cycle (Output disabled)

Notes: 1. H: High (inactive) L: Low (active) D: H or L

- 2. $t_{\text{WCS}} \ge 0$ ns Early write cycle $t_{\text{WCS}} < 0$ ns Delayed write cycle
- 3. Mode is determined by the OR function of the UCAS and LCAS. (Mode is set by the earliest of UCAS and LCAS active edge and reset by the latest of UCAS and LCAS inactive edge.) However write OPERATION and output High-Z control are done independently by each UCAS, LCAS. ex. if RAS = H to L, UCAS = H, LCAS = L, then CAS-before-RAS refresh cycle is selected.

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{\mbox{\scriptsize SS}}$	V_{T}	-0.5 to V _{CC} + 0.5 (\leq +4.6 V (max))	V
Supply voltage relative to V _{SS}	V _{cc}	-0.5 to +4.6	V
Short circuit output current	lout	50	mA
Power dissipation	P_{\scriptscriptstyleT}	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C

Recommended DC Operating Conditions ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply voltage	V _{cc}	3.0	3.3	3.6	V	1, 2
Input high voltage	V_{IH}	2.0	_	$V_{cc} + 0.3$	V	1
Input low voltage	V _{IL}	-0.3	_	0.8	V	1

Notes: 1. All voltage referred to V_{SS}

^{2.} The supply voltage with all V_{cc} pins must be on the same level. The supply voltage with all V_{ss} pins must be on the same level.

DC Characteristics

 $(Ta = 0 \text{ to } +70^{\circ}\text{C}, V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{SS} = 0 \text{ V}) \text{ (HM51W16160 Series)}$

		HM5	1W16	160					
		-5		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test conditions
Operating current*1, *2	I _{CC1}	_	110	_	100		90	mΑ	t _{RC} = min
Standby current	I _{CC2}	_	2	_	2	_	2	mA	TTL interface RAS, UCAS, LCAS = V _{IH} Dout = High-Z
		_	1	_	1	_	1	mA	$\label{eq:cmos} \begin{split} & \underbrace{\text{RAS}}, \underbrace{\text{UCAS}}, \\ & \underbrace{\text{LCAS}} \ge V_{\text{cc}} - 0.2 \text{ V} \\ & \text{Dout} = \text{High-Z} \end{split}$
Standby current (L-version)	I _{CC2}	_	150	_	150	_	150	μΑ	CMOS interface RAS, UCAS, UCAS \geq V _{CC} $-$ 0.2 V Dout = High-Z
RAS-only refresh current*2	I _{CC3}	—	110	_	100	—	90	mA	$t_{RC} = min$
Standby current*1	I _{CC5}	_	5	_	5	_	5	mA	$\overline{RAS} = V_{IH}$ $\overline{UCAS}, \overline{LCAS} = V_{IL}$ Dout = enable
CAS-before-RAS refresh current	I _{CC6}	_	110	_	100	_	90	mA	$t_{RC} = min$
Fast page mode current*1, *3	I _{CC7}	_	105	_	95	_	85	mΑ	$t_{PC} = min$
Battery backup current*4 (Standby with CBR refresh) (L-version)	I _{CC10}	_	400	_	400	_	400	μΑ	CMOS interface Dout = High-Z CBR refresh: t_{RC} = 31.3 μ s $t_{RAS} \le 0.3 \ \mu$ s
Self refresh mode current (L-version)	I _{CC11}	_	250	_	250	_	250	μΑ	$\frac{\text{CMOS interface}}{\text{RAS, UCAS, LCAS}} \leq 0.2 \text{ V}$ Dout = High-Z
Input leakage current	I LI	-10	10	-10	10	-10	10	μΑ	0 V ≤ Vin ≤ 4.6 V
Output leakage current	I _{LO}	-10	10	-10	10	-10	10	μΑ	0 V ≤ Vout ≤ 4.6 V Dout = disable
Output high voltage	V _{OH}	2.4	V_{cc}	2.4	V_{cc}	2.4	V_{cc}	V	High lout = −2 mA
Output low voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low lout = 2 mA

Notes: 1. I_{cc} depends on output load condition when the device is selected. I_{cc} max is specified at the output open condition.

HITACHI

^{2.} Address can be changed once or less while $\overline{RAS} = V_{IL}$.

^{3.} Address can be changed once or less while \overline{UCAS} and $\overline{LCAS} = V_{IH}$.

 $^{4. \}quad V_{\text{IH}} \geq V_{\text{CC}} - 0.2 \text{ V, } 0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}.$

DC Characteristics

(Ta = 0 to +70°C, V_{CC} = 3.3 V \pm 0.3 V, V_{SS} = 0 V) (HM51W18160 Series)

HM51W18160

		LINIS	IVVIC	100					
		-5		-6		-7		•	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test conditions
Operating current*1, *2	I _{CC1}	_	190	_	170	_	150	mA	t _{RC} = min
Standby current	I _{CC2}	_	2	_	2	_	2	mA	TTL interface RAS, UCAS, LCAS = V _{IH} Dout = High-Z
		_	1		1		1	mA	CMOS interface \overline{RAS} , \overline{UCAS} , $\overline{LCAS} \ge V_{cc} - 0.2 \text{ V}$ Dout = High-Z
Standby current (L-version)	I _{CC2}	_	150	_	150	_	150	μΑ	CMOS interface RAS, UCAS, UCAS, UCAS \geq V _{cc} $-$ 0.2 V Dout = High-Z
RAS-only refresh current*2	I _{CC3}	_	190	_	170	_	150	mA	$t_{RC} = min$
Standby current*1	I _{CC5}	_	5	_	5	_	5	mA	$\overline{RAS} = V_{IH}$ \overline{UCAS} , $\overline{LCAS} = V_{IL}$ Dout = enable
CAS-before-RAS refresh current	I _{CC6}	_	190	_	170	_	150	mA	t _{RC} = min
Fast page mode current*1, *3	I _{CC7}	_	185	_	165	_	145	mA	t _{PC} = min
Battery backup current*4 (Standby with CBR refresh) (L-version)	I _{cc10}		400		400		400	μΑ	CMOS interface Dout = High-Z CBR refresh: t_{RC} = 125 μ s $t_{RAS} \le 0.3 \ \mu$ s
Self refresh mode current (L-version)	I _{CC11}	_	250	_	250	_	250	μΑ	$\frac{\text{CMOS interface}}{\text{RAS, UCAS, LCAS}} \leq 0.2 \text{ V}$ Dout = High-Z
Input leakage current	I _{LI}	-10	10	-10	10	-10	10	μΑ	0 V ≤ Vin ≤ 4.6 V
Output leakage current	I _{LO}	-10	10	-10	10	-10	10	μΑ	0 V ≤ Vout ≤ 4.6 V Dout = disable
Output high voltage	V _{OH}	2.4	V_{cc}	2.4	V_{cc}	2.4	V_{cc}	V	High lout = −2 mA
Output low voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low lout = 2 mA

Notes: 1. I_{cc} depends on output load condition when the device is selected. I_{cc} max is specified at the output open condition.

HITACHI

^{2.} Address can be changed once or less while $\overline{RAS} = V_{IL}$.

^{3.} Address can be changed once or less while \overline{UCAS} and \overline{LCAS} = V_{IH} .

 $^{4. \}quad V_{\text{IH}} \geq V_{\text{CC}} - 0.2 \text{ V}, \text{ 0 V} \leq V_{\text{IL}} \leq 0.2 \text{ V}.$

Capacitance (Ta = 25°C, V_{CC} = 3.3 V \pm 0.3 V)

Parameter	Symbol	Тур	Max	Unit	Notes	
Input capacitance (Address)	C _{I1}	_	5	pF	1	
Input capacitance (Clocks)	C _{I2}	_	7	pF	1	
Output capacitance (Data-in, Data-out)	C _{I/O}	_	7	pF	1, 2	

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}} = V_{\text{IH}}$ to disable Dout.

7

ns

AC Characteristics (Ta = 0 to +70°C, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$) *1, *2, *18, *19, *20

Test Conditions

• Input rise and fall time: 5 ns

Input timing reference levels: 0.8 V, 2.0 V
Output timing reference levels: 0.8 V, 2.0 V

• Output load: 1 TTL gate + C_L (100 pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

 t_{T}

3

-5 -7 -6 **Parameter** Symbol Min Max Min Max Min Max Unit **Notes** Random read or write cycle time 90 110 130 t_{RC} ns RAS precharge time t_{RP} 30 40 50 ns CAS precharge time 8 10 \mathbf{t}_{CP} 10 ns RAS pulse width 10000 60 10000 70 10000 ns $\mathbf{t}_{\mathsf{RAS}}$ 50 CAS pulse width 13 10000 15 10000 18 10000 \mathbf{t}_{CAS} ns Row address setup time 0 0 0 ns t_{ASR} 8 Row address hold time 10 10 t_{RAH} ns Column address setup time 0 0 0 21 t_{ASC} ns Column address hold time 8 10 15 21 ns t_{CAH} RAS to CAS delay time 3 18 37 20 45 20 52 ns t_{RCD} RAS to column address delay time 13 25 15 30 15 35 4 t_{RAD} ns RAS hold time 13 15 18 ns t_{RSH} CAS hold time 50 60 70 t_{CSH} ns 23 CAS to RAS precharge time 5 5 5 22 t_{CRP} ns OE to Din delay time 13 15 18 t_{OED} ns OE delay time from Din 0 0 0 6 ns t_{DZO} CAS delay time from Din 0 0 6 t_{DZC} 0 ns

HM51W16160/HM51W18160

50

3

50

3

50

Transition time (rise and fall)

Read Cycle

HM51	1W161	160/HM51	W18160

		-5		-6		-7		_	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Access time from RAS	t _{RAC}	_	50	_	60	_	70	ns	8, 9
Access time from CAS	t_{CAC}	_	13	_	15	_	18	ns	9, 10, 17,
Access time from address	t _{AA}	_	25	_	30	_	35	ns	9, 11, 17,
Access time from OE	t _{OEA}	_	13	_	15	_	18	ns	9, 25
Read command setup time	t _{RCS}	0	_	0	_	0	_	ns	
Read command hold time to CAS	t _{RCH}	0	_	0	_	0	_	ns	12, 22
Read command hold time to RAS	t _{RRH}	0	_	0	_	0	_	ns	12
Column address to RAS lead time	t _{RAL}	25	_	30	_	35	_	ns	
Column address to CAS lead time	t _{CAL}	25	_	30	_	35	_	ns	
CAS to output in low-Z	t _{cLZ}	0	_	0	_	0	_	ns	
Output data hold time	t _{oh}	3	_	3	_	3	_	ns	
Output data hold time from OE	t _{oho}	3	_	3	_	3	_	ns	
Output buffer turn-off time	t _{OFF}	_	13	_	15	_	15	ns	13
Output buffer turn-off to OE	t _{OEZ}	_	13	_	15	_	15	ns	13
CAS to Din delay time	t _{CDD}	13	_	15	_	18	_	ns	5

Write Cycle

HM51W16160/HM51W18160

		-5		-6		-7		-	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write command setup time	t _{wcs}	0	_	0	_	0	_	ns	14, 21
Write command hold time	t _{wch}	8	_	10	_	15	_	ns	21
Write command pulse width	t _{WP}	8	_	10	_	10	_	ns	
Write command to RAS lead time	t _{RWL}	13	_	15	_	18	_	ns	
Write command to CAS lead time	t _{CWL}	13	_	15	_	18	_	ns	23
Data-in setup time	t _{DS}	0	_	0	_	0	_	ns	15, 23
Data-in hold time	t _{DH}	8		10	_	15	_	ns	15, 23

Read-Modify-Write Cycle

HM5	1W161	160/HN	151W1	18160

		-5		-6		-7		_	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read-modify-write cycle time	t _{RWC}	131	_	155	_	181	_	ns	
RAS to WE delay time	\mathbf{t}_{RWD}	73	_	85	_	98	_	ns	14
CAS to WE delay time	t _{CWD}	36	_	40	_	46	_	ns	14
Column address to WE delay time	t _{AWD}	48	_	55	_	63	_	ns	14
OE hold time from WE	t _{OEH}	13	_	15	_	18	_	ns	

Refresh Cycle

HM51W16160/HM51W18160

		-5		-6		-7		_	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS setup time (CBR refresh cycle)	t _{CSR}	5	_	5	_	5	_	ns	21
CAS hold time (CBR refresh cycle)	t _{CHR}	8	_	10	_	10	_	ns	22
RAS precharge to CAS hold time	t _{RPC}	5	_	5	_	5	_	ns	21

Fast Page Mode Cycle

HM51W16160/HM51W18160

		-5		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Fast page mode cycle time	t _{PC}	35	_	40	_	45	_	ns	
Fast page mode RAS pulse width	t _{rasp}	_	100000	_	100000	_	100000	ns	16
Access time from CAS precharge	t _{CPA}		30	_	35	_	40	ns	9, 17, 22
RAS hold time from CAS precharge	t _{CPRH}	30	_	35	_	40	_	ns	

Fast Page Mode Read-Modify-Write Cycle

HM51	IW161	IGO/HM5	1W18160	
ПІИІЗ	1 V V I O	I OU/ MIVIS	100100	

		-5		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Fast page mode read-modify-write cycle time	t _{PRWC}	76	_	85	_	96	_	ns	
WE delay time from CAS precharge	t _{CPW}	53	_	60	_	68	_	ns	14, 22

Refresh (HM51W16160 Series)

Parameter	Symbol	Max	Unit	Note
Refresh period	$t_{\scriptscriptstyle{REF}}$	64	ms	4096 cycles
Refresh period (L-version)	t_{REF}	128	ms	4096 cycles

Refresh (HM51W18160 Series)

Parameter	Symbol	Max	Unit	Note
Refresh period	t _{ref}	16	ms	1024 cycles
Refresh period (L-version)	t _{REF}	128	ms	1024 cycles

Self Refresh Mode (L-version)

HM51W16160L/HM51W18160L

		-5		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
RAS pulse width (self refresh)	t _{RASS}	100	_	100	_	100	_	μs	26, 27, 28, 29
RAS precharge time (self refresh)	t _{RPS}	90	_	110	_	130		ns	
CAS hold time (self refresh)	t _{CHS}	-50	_	-50	_	-50	_	ns	

Notes: 1. AC measurements assume $t_T = 5$ ns.

- An initial pause of 200 μs is required after power up followed by a minimum of eight initialization
 cycles (any combination of cycles containing RAS-only refresh or CAS-before-RAS refresh). If the
 internal refresh counter is used, a minimum of eight CAS-before-RAS refresh cycles are required.
- Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 4. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.
- 5. Either t_{OED} or t_{CDD} must be satisfied.
- 6. Either t_{DZO} or t_{DZC} must be satisfied.
- 7. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- 8. Assumes that $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \le t_{RAD}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 9. Measured with a load circuit equivalent to 1 TTL loads and 100 pF. $(V_{OH} = 2.0 \text{ V}, V_{OL} = 0.8 \text{ V})$
- 10. Assumes that $t_{RCD} \ge t_{RCD}$ (max) and $t_{RCD} + t_{CAC}$ (max) $\ge t_{RAD} + t_{AA}$ (max).
- 11. Assumes that $t_{RAD} \ge t_{RAD}$ (max) and $t_{RCD} + t_{CAC}$ (max) $\le t_{RAD} + t_{AA}$ (max).
- 12. Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
- 13. t_{OFF} (max) and t_{OEZ} (max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
- 14. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \ge t_{RWD}$ (min), $t_{CWD} \ge t_{CWD}$ (min), and $t_{AWD} \ge t_{AWD}$ (min), or $t_{CWD} \ge t_{CWD}$ (min), $t_{AWD} \ge t_{AWD}$ (min) and $t_{CPW} \ge t_{CPW}$ (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 15. These parameters are referred to UCAS and LCAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
- 16. t_{rasp} defines RAS pulse width in fast page mode cycles.
- 17. Access time is determined by the longest among t_{AA} , t_{CAC} and t_{CPA} .
- 18. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device.
- 19. When both UCAS and LCAS go low at the same time, all 16-bit data are written into the device.

 UCAS and LCAS cannot be staggered within the same write/read cycles.
- 20. All the V_{cc} and V_{ss} pins shall be supplied with the same voltages.
- 21. t_{ASC} , t_{CAH} , t_{RCS} , t_{WCS} , t_{WCH} , t_{CSR} and t_{RPC} are determined by the earlier falling edge of \overline{UCAS} or \overline{LCAS} .
- 22. t_{CRP} , t_{CHR} , t_{RCH} , t_{CPA} and t_{CPW} are determined by the later rising edge of \overline{UCAS} or \overline{LCAS} .
- 23. t_{CWL} , t_{DH} and t_{DS} should be satisfied by both \overline{UCAS} and \overline{LCAS} .
- 24. t_{CP} is determined by the time that both \overline{UCAS} and \overline{LCAS} are high.
- 25. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large V_{cc}/V_{ss} line noise, which causes to degrade V_H min/ V_H max level.
- 26. Please do not use t_{RASS} timing, 10 $\mu s \le t_{RASS} \le 100 \ \mu s$. During this period, the device is in transition state from normal operation mode to self refresh mode. If $t_{RASS} \ge 100 \ \mu s$, then \overline{RAS} precharge time should use t_{RPS} instead of t_{RPS} .

- 27. If you use distributed CBR refresh mode with 15.6 μ s interval in normal read/write cycle, CBR refresh should be executed within 15.6 μ s immediately after exiting from and before entering into self refresh mode.
- 28. If you use \overline{RAS} only refresh or CBR burst refresh mode in normal read/write cycle, 4096 or 1024 cycles (4096 cycles: HM51W16160 Series, 1024 cycles: HM51W18160 Series) of distributed CBR refresh with 15.6 μs interval should be executed within 64 or 16 ms (64 ms: HM51W16160, 16 ms: HM51W18160) immediately after exiting from and before entering into the self refresh mode.
- 29. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self fresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.
- 30. XXX: H or L (H: V_{IH} (min) $\leq V_{IN} \leq V_{IH}$ (max), L: V_{IL} (min) $\leq V_{IN} \leq V_{IL}$ (max)) //////: Invalid Dout

When the address, clock and input pins are not described on timing waveforms, their pins must be applied V_{IH} or V_{IL} .

<u>HM51W16160 Series</u>, <u>HM51W18160 Series</u>


Notes concerning 2CAS control

<u>Please</u> do not separate the $\overline{UCAS}/\overline{LCAS}$ operation timing intentionally. However skew between $\overline{UCAS}/\overline{LCAS}$ are allowed under the following conditions.

- 1. Each of the UCAS/LCAS should satisfy the timing specifications individually.
- 2. Different operation mode for upper/lower byte is not allowed; such as following.




3. Closely separated upper/lower byte control is not allowed. However when the condition $(t_{CP} \le t_{UL})$ is satisfied, fast page mode can be performed.




4. Byte control operation by remaining \overline{UCAS} or \overline{LCAS} high is guaranteed.

Timing Waveforms*30

Read Cycle




Early Write Cycle




HITACHI

Delayed Write Cycle*18




Read-Modify-Write Cycle*18




HITACHI


RAS-Only Refresh Cycle




CAS-Before-**RAS** Refresh Cycle




Hidden Refresh Cycle




Fast Page Mode Read Cycle




Fast Page Mode Early Write Cycle



Fast Page Mode Delayed Write Cycle*18




Fast Page Mode Read-Modify-Write Cycle*18



HITACHI


Self Refresh Cycle (L-version)* $^{26, 27, 28, 29}$



Package Dimensions


HM51W16160J/LJ Series HM51W18160J/LJ Series (CP-42D)

Unit: mm



HM51W16160TT/LTT Series HM51W18160TT/LTT Series (TTP-50/44DC)

Unit: mm



When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

HITACHI

Hitachi, Ltd.

Semiconductor & IC Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

For further information write to:

Hitachi America, Ltd. Semiconductor & IC Div. 2000 Sierra Point Parkway Brisbane, CA. 94005-1835

Tel: 415-589-8300 Fax: 415-583-4207 Hitachi Europe GmbH Electronic Components Group Continental Europe Dornacher Straße 3 D-85622 Feldkirchen München Tel: 089-9 91 80-0 Fax: 089-9 29 30 00 Hitachi Europe Ltd.
Electronic Components Div.
Northern Europe Headquarters
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA
United Kingdom
Tel: 0628-585000
Fax: 0628-778322

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 0104 Tel: 535-2100 Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd. Unit 706, North Tower, World Finance Centre, Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong

Tel: 27359218 Fax: 27306071

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
1.0	Sep. 30, 1996	Initial issue	Y. Kasama	M. Mishima
2.0	Dec. 5, 1996	Addition of HM51W16160/HM51W18160-5 Series	Y. Kasama	M. Mishima
		DC Characteristics (HM51W16160 Series)		
		I _{cc7} max: 105/95 mA to 105/95/85 mA		
		DC Characteristics (HM51W18160 Series)		
		I _{CC7} max: 170/150 mA to 185/165/145 mA		
		AC Characteristics		
		t_{RRH} min: 0/0 ns to 5/5/5 ns t_{RPC} min: 0/0 ns to 5/5/5 ns		
3.0	Feb. 21, 1997	AC Characteristics t _{RRH} min: 5/5/5 ns to 0/0/0 ns		