HM51W16160 Series
HM51W18160 Series

1048576-word × 16-bit Dynamic RAM

HITACHI

Description

The Hitachi HM51W16160 Series, HM51W18160 Series are CMOS dynamic RAMs organized as 1,048,576-word × 16-bit. They employ the most advanced CMOS technology for high performance and low power. The HM51W16160 Series, HM51W18160 Series offer Fast Page Mode as a high speed access mode. They have package variations of 42-pin plastic SOJ and 50-pin plastic TSOP ‖

Features

- Single 3.3 V (±0.3 V)
- Access time: 50 ns/60 ns/70 ns (max)
- Power dissipation
  - Active mode : 396 mW/360 mW/324 mW (max) (HM51W16160 Series)
    684 mW/612 mW/540 mW (max) (HM51W18160 Series)
  - Standby mode : 7.2 mW (max)
    : 0.54 mW (max) (L-version)
- Fast page mode capability
- Refresh cycles
  - 4096 refresh cycles : 64 ms (HM51W16160 Series)
    : 128 ms (L-version)
  - 1024 refresh cycles : 16 ms (HM51W18160 Series)
    : 128 ms (L-version)
- 4 variations of refresh
  - $\overline{RAS}$-only refresh
  - $\overline{CAS}$-before-$\overline{RAS}$ refresh
  - Hidden refresh
  - Self refresh (L-version)
- 2$\overline{CAS}$-byte control
- Battery backup operation (L-version)

Hitachi
semiconductor

Ordering Information

Type No.	Access time	Package
HM51W16160J-5 HM51W16160J-6 HM51W16160J-7	50 ns 60 ns 70 ns	400-mil 42-pin plastic SOJ (CP-42D)
HM51W16160LJ-5 HM51W16160LJ-6 HM51W16160LJ-7	50 ns 60 ns 70 ns	
HM51W18160J-5 HM51W18160J-6 HM51W18160J-7	50 ns 60 ns 70 ns	
HM51W18160LJ-5 HM51W18160LJ-6 HM51W18160LJ-7	50 ns 60 ns 70 ns	
HM51W16160TT-5 HM51W16160TT-6 HM51W16160TT-7	50 ns 60 ns 70 ns	400-mil 50-pin plastic TSOP II (TTP-50/44DC)
HM51W16160LTT-5 HM51W16160LTT-6 HM51W16160LTT-7	50 ns 60 ns 70 ns	
HM51W18160TT-5 HM51W18160TT-6 HM51W18160TT-7	50 ns 60 ns 70 ns	
HM51W18160LTT-5 HM51W18160LTT-6 HM51W18160LTT-7	50 ns 60 ns 70 ns	

HITACHI

Pin Arrangement

HM51W16160J/LJ Series

V_{CC}	1	42	V_{SS}
I/O0	2	41	I/O15
I/O1	3	40	I/O14
I/O2	4	39	I/O13
I/O3	5	38	I/O12
V_{CC}	6	37	V_{SS}
I/O4	7	36	I/O11
I/O5	8	35	I/O10
I/O6	9	34	I/O9
I/O7	10	33	I/O8
NC	11	32	NC
NC	12	31	$\overline{LCAS}$
$\overline{WE}$	13	30	$\overline{UCAS}$
$\overline{RAS}$	14	29	$\overline{OE}$
A11	15	28	A9
A10	16	27	A8
A0	17	26	A7
A1	18	25	A6
A2	19	24	A5
A3	20	23	A4
V_{CC}	21	22	V_{SS}

(Top view)

HM51W16160TT/LTT Series

|			
V_{CC}	1	50	V_{SS}
I/O0	2	49	I/O15
I/O1	3	48	I/O14
I/O2	4	47	I/O13
I/O3	5	46	I/O12
V_{CC}	6	45	V_{SS}
I/O4	7	44	I/O11
I/O5	8	43	I/O10
I/O6	9	42	I/O9
I/O7	10	41	I/O8
NC	11	40	NC
NC	15	36	NC
NC	16	35	$\overline{LCAS}$
$\overline{WE}$	17	34	$\overline{UCAS}$
$\overline{RAS}$	18	33	$\overline{OE}$
A11	19	32	A9
A10	20	31	A8
A0	21	30	A7
A1	22	29	A6
A2	23	28	A5
A3	24	27	A4
V_{CC}	25	26	V_{SS}

(Top view)

Pin Description

Pin name	Function
A0 to A11	Address input — Row/Refresh address A0 to A11 — Column address A0 to A7
I/O0 to I/O15	Data input/Data output
$\overline{RAS}$	Row address strobe
$\overline{UCAS}$, $\overline{LCAS}$	Column address strobe
$\overline{WE}$	Read/Write enable
$\overline{OE}$	Output enable
V_{CC}	Power supply
V_{SS}	Ground
NC	No connection

HITACHI

HM51W16160 Series, HM51W18160 Series

Pin Arrangement

HM51W18160J/LJ Series

V_{CC}	1	42	V_{SS}
I/O0	2	41	I/O15
I/O1	3	40	I/O14
I/O2	4	39	I/O13
I/O3	5	38	I/O12
V_{CC}	6	37	V_{SS}
I/O4	7	36	I/O11
I/O5	8	35	I/O10
I/O6	9	34	I/O9
I/O7	10	33	I/O8
NC	11	32	NC
NC	12	31	$\overline{LCAS}$
$\overline{WE}$	13	30	$\overline{UCAS}$
$\overline{RAS}$	14	29	$\overline{OE}$
NC	15	28	A9
NC	16	27	A8
A0	17	26	A7
A1	18	25	A6
A2	19	24	A5
A3	20	23	A4
V_{CC}	21	22	V_{SS}

(Top view)

HM51W18160TT/LTT Series

V_{CC}	1	50	V_{SS}
I/O0	2	49	I/O15
I/O1	3	48	I/O14
I/O2	4	47	I/O13
I/O3	5	46	I/O12
V_{CC}	6	45	V_{SS}
I/O4	7	44	I/O11
I/O5	8	43	I/O10
I/O6	9	42	I/O9
I/O7	10	41	I/O8
NC	11	40	NC
NC	15	36	NC
NC	16	35	$\overline{LCAS}$
$\overline{WE}$	17	34	$\overline{UCAS}$
$\overline{RAS}$	18	33	$\overline{OE}$
NC	19	32	A9
NC	20	31	A8
A0	21	30	A7
A1	22	29	A6
A2	23	28	A5
A3	24	27	A4
V_{CC}	25	26	V_{SS}

(Top view)

Pin Description

Pin name	Function
A0 to A9	Address input — Row/Refresh address A0 to A9 — Column address A0 to A9
I/O0 to I/O15	Data input/Data output
$\overline{RAS}$	Row address strobe
$\overline{UCAS}$, $\overline{LCAS}$	Column address strobe
$\overline{WE}$	Read/Write enable
$\overline{OE}$	Output enable
V_{CC}	Power supply
V_{SS}	Ground
NC	No connection

HITACHI

4

Block Diagram (HM51W16160 Series)

Block Diagram (HM51W18160 Series)

HITACHI

Truth Table

$\overline{\text{RAS}}$	$\overline{\text{LCAS}}$	$\overline{\text{UCAS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Output		Operation
H	D	D	D	D	Open		Standby
L	L	H	H	L	Valid	Lower byte	Read cycle
L	H	L	H	L	Valid	Upper byte	
L	L	L	H	L	Valid	Word	
L	L	H	L*2	D	Open	Lower byte	Early write cycle
L	H	L	L*2	D	Open	Upper byte	
L	L	L	L*2	D	Open	Word	
L	L	H	L*2	H	Undefined	Lower byte	Delayed write cycle
L	H	L	L*2	H	Undefined	Upper byte	
L	L	L	L*2	H	Undefined	Word	
L	L	H	H to L	L to H	Valid	Lower byte	Read-modify-write cycle
L	H	L	H to L	L to H	Valid	Upper byte	
L	L	L	H to L	L to H	Valid	Word	
L	H	H	D	D	Open	Word	$\overline{\text{RAS}}$-only refresh cycle
H to L	H	L	D	D	Open	Word	$\overline{\text{CAS}}$-before-$\overline{\text{RAS}}$ refresh cycle or
H to L	L	H	D	D	Open	Word	Self refresh cycle (L-version)
H to L	L	L	D	D	Open	Word	
L	L	L	H	H	Open		Read cycle (Output disabled)

Notes: 1. H: High (inactive) L: Low (active) D: H or L

2. $t_{WCS} \geq 0$ ns   Early write cycle

   $t_{WCS} < 0$ ns   Delayed write cycle

3. Mode is determined by the OR function of the $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$. (Mode is set by the earliest of $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$ active edge and reset by the latest of $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$ inactive edge.) However write OPERATION and output High-Z control are done independently by each $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$.

   ex. if $\overline{\text{RAS}}$ = H to L, $\overline{\text{UCAS}}$ = H, $\overline{\text{LCAS}}$ = L, then $\overline{\text{CAS}}$-before-$\overline{\text{RAS}}$ refresh cycle is selected.

HITACHI

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V_{ss}	V_T	–0.5 to V_{cc} + 0.5 ($\leq$ +4.6 V (max))	V
Supply voltage relative to V_{ss}	V_{cc}	–0.5 to +4.6	V
Short circuit output current	Iout	50	mA
Power dissipation	P_T	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	–55 to +125	°C

Recommended DC Operating Conditions $(Ta = 0$ to $+70°C)$

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply voltage	V_{cc}	3.0	3.3	3.6	V	1, 2
Input high voltage	V_{IH}	2.0	—	V_{cc} + 0.3	V	1
Input low voltage	V_{IL}	–0.3	—	0.8	V	1

Notes: 1. All voltage referred to V_{ss}

2. The supply voltage with all V_{cc} pins must be on the same level. The supply voltage with all V_{ss} pins must be on the same level.

HITACHI

DC Characteristics

(Ta = 0 to +70°C, V_{CC} = 3.3 V ± 0.3 V, V_{SS} = 0 V) (HM51W16160 Series)

Parameter	Symbol	HM51W16160 -5 Min	-5 Max	-6 Min	-6 Max	-7 Min	-7 Max	Unit	Test conditions
Operating current*[1, 2]	I_{CC1}	—	110	—	100	—	90	mA	t_{RC} = min
Standby current	I_{CC2}	—	2	—	2	—	2	mA	TTL interface $\overline{RAS}$, $\overline{UCAS}$, $\overline{LCAS}$ = V_{IH} Dout = High-Z
		—	1	—	1	—	1	mA	CMOS interface $\overline{RAS}$, $\overline{UCAS}$, $\overline{LCAS}$ ≥ V_{CC} − 0.2 V Dout = High-Z
Standby current (L-version)	I_{CC2}	—	150	—	150	—	150	µA	CMOS interface $\overline{RAS}$, $\overline{UCAS}$, $\overline{LCAS}$ ≥ V_{CC} − 0.2 V Dout = High-Z
$\overline{RAS}$-only refresh current*[2]	I_{CC3}	—	110	—	100	—	90	mA	t_{RC} = min
Standby current*[1]	I_{CC5}	—	5	—	5	—	5	mA	$\overline{RAS}$ = V_{IH} $\overline{UCAS}$, $\overline{LCAS}$ = V_{IL} Dout = enable
$\overline{CAS}$-before-$\overline{RAS}$ refresh current	I_{CC6}	—	110	—	100	—	90	mA	t_{RC} = min
Fast page mode current*[1, 3]	I_{CC7}	—	105	—	95	—	85	mA	t_{PC} = min
Battery backup current*[4] (Standby with CBR refresh) (L-version)	I_{CC10}	—	400	—	400	—	400	µA	CMOS interface Dout = High-Z CBR refresh: t_{RC} = 31.3 µs t_{RAS} ≤ 0.3 µs
Self refresh mode current (L-version)	I_{CC11}	—	250	—	250	—	250	µA	CMOS interface $\overline{RAS}$, $\overline{UCAS}$, $\overline{LCAS}$ ≤ 0.2 V Dout = High-Z
Input leakage current	I_{LI}	−10	10	−10	10	−10	10	µA	0 V ≤ Vin ≤ 4.6 V
Output leakage current	I_{LO}	−10	10	−10	10	−10	10	µA	0 V ≤ Vout ≤ 4.6 V Dout = disable
Output high voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High Iout = −2 mA
Output low voltage	V_{OL}	0	0.4	0	0.4	0	0.4	V	Low Iout = 2 mA

Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.

2. Address can be changed once or less while $\overline{RAS}$ = V_{IL}.

3. Address can be changed once or less while $\overline{UCAS}$ and $\overline{LCAS}$ = V_{IH}.

4. V_{IH} ≥ V_{CC} − 0.2 V, 0 V ≤ V_{IL} ≤ 0.2 V.

HITACHI

DC Characteristics

(Ta = 0 to +70°C, V_{CC} = 3.3 V ± 0.3 V, V_{SS} = 0 V) (HM51W18160 Series)

Parameter	Symbol	HM51W18160 -5 Min	-5 Max	-6 Min	-6 Max	-7 Min	-7 Max	Unit	Test conditions
Operating current[*1, *2]	I_{CC1}	—	190	—	170	—	150	mA	t_{RC} = min
Standby current	I_{CC2}	—	2	—	2	—	2	mA	TTL interface $\overline{RAS}$, $\overline{UCAS}$, $\overline{LCAS}$ = V_{IH} Dout = High-Z
		—	1	—	1	—	1	mA	CMOS interface $\overline{RAS}$, $\overline{UCAS}$, $\overline{LCAS} \geq V_{CC} - 0.2$ V Dout = High-Z
Standby current (L-version)	I_{CC2}	—	150	—	150	—	150	µA	CMOS interface $\overline{RAS}$, $\overline{UCAS}$, $\overline{LCAS} \geq V_{CC} - 0.2$ V Dout = High-Z
$\overline{RAS}$-only refresh current[*2]	I_{CC3}	—	190	—	170	—	150	mA	t_{RC} = min
Standby current[*1]	I_{CC5}	—	5	—	5	—	5	mA	$\overline{RAS}$ = V_{IH} $\overline{UCAS}$, $\overline{LCAS}$ = V_{IL} Dout = enable
$\overline{CAS}$-before-RAS refresh current	I_{CC6}	—	190	—	170	—	150	mA	t_{RC} = min
Fast page mode current[*1, *3]	I_{CC7}	—	185	—	165	—	145	mA	t_{PC} = min
Battery backup current[*4] (Standby with CBR refresh) (L-version)	I_{CC10}	—	400	—	400	—	400	µA	CMOS interface Dout = High-Z CBR refresh: t_{RC} = 125 µs $t_{RAS} \leq 0.3$ µs
Self refresh mode current (L-version)	I_{CC11}	—	250	—	250	—	250	µA	CMOS interface $\overline{RAS}$, $\overline{UCAS}$, $\overline{LCAS} \leq 0.2$ V Dout = High-Z
Input leakage current	I_{LI}	−10	10	−10	10	−10	10	µA	0 V ≤ Vin ≤ 4.6 V
Output leakage current	I_{LO}	−10	10	−10	10	−10	10	µA	0 V ≤ Vout ≤ 4.6 V Dout = disable
Output high voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High Iout = −2 mA
Output low voltage	V_{OL}	0	0.4	0	0.4	0	0.4	V	Low Iout = 2 mA

Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.

2. Address can be changed once or less while $\overline{RAS}$ = V_{IL}.

3. Address can be changed once or less while $\overline{UCAS}$ and $\overline{LCAS}$ = V_{IH}.

4. $V_{IH} \geq V_{CC} - 0.2$ V, 0 V ≤ V_{IL} ≤ 0.2 V.

HITACHI

9

HM51W16160 Series, HM51W18160 Series

Capacitance (Ta = 25°C, V_{CC} = 3.3 V ± 0.3 V)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C_{I1}	—	5	pF	1
Input capacitance (Clocks)	C_{I2}	—	7	pF	1
Output capacitance (Data-in, Data-out)	$C_{I/O}$	—	7	pF	1, 2

Notes : 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{UCAS}$ and $\overline{LCAS}$ = V_{IH} to disable Dout.

HITACHI

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 3.3 V ± 0.3 V, V_{SS} = 0 V) [1], [2], [18], [19], [20]

Test Conditions

- Input rise and fall time: 5 ns
- Input timing reference levels: 0.8 V, 2.0 V
- Output timing reference levels: 0.8 V, 2.0 V
- Output load: 1 TTL gate + C_L (100 pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

Parameter	Symbol	-5 Min	-5 Max	-6 Min	-6 Max	-7 Min	-7 Max	Unit	Notes
Random read or write cycle time	t_{RC}	90	—	110	—	130	—	ns	
$\overline{RAS}$ precharge time	t_{RP}	30	—	40	—	50	—	ns	
$\overline{CAS}$ precharge time	t_{CP}	8	—	10	—	10	—	ns	
$\overline{RAS}$ pulse width	t_{RAS}	50	10000	60	10000	70	10000	ns	
$\overline{CAS}$ pulse width	t_{CAS}	13	10000	15	10000	18	10000	ns	
Row address setup time	t_{ASR}	0	—	0	—	0	—	ns	
Row address hold time	t_{RAH}	8	—	10	—	10	—	ns	
Column address setup time	t_{ASC}	0	—	0	—	0	—	ns	21
Column address hold time	t_{CAH}	8	—	10	—	15	—	ns	21
$\overline{RAS}$ to $\overline{CAS}$ delay time	t_{RCD}	18	37	20	45	20	52	ns	3
$\overline{RAS}$ to column address delay time	t_{RAD}	13	25	15	30	15	35	ns	4
$\overline{RAS}$ hold time	t_{RSH}	13	—	15	—	18	—	ns	
$\overline{CAS}$ hold time	t_{CSH}	50	—	60	—	70	—	ns	23
$\overline{CAS}$ to $\overline{RAS}$ precharge time	t_{CRP}	5	—	5	—	5	—	ns	22
$\overline{OE}$ to Din delay time	t_{OED}	13	—	15	—	18	—	ns	5
$\overline{OE}$ delay time from Din	t_{DZO}	0	—	0	—	0	—	ns	6
$\overline{CAS}$ delay time from Din	t_{DZC}	0	—	0	—	0	—	ns	6
Transition time (rise and fall)	t_T	3	50	3	50	3	50	ns	7

HITACHI

Read Cycle

Parameter	Symbol	HM51W16160/HM51W18160						Unit	Notes
		-5		-6		-7			
		Min	Max	Min	Max	Min	Max		
Access time from $\overline{RAS}$	t_{RAC}	—	50	—	60	—	70	ns	8, 9
Access time from $\overline{CAS}$	t_{CAC}	—	13	—	15	—	18	ns	9, 10, 17,
Access time from address	t_{AA}	—	25	—	30	—	35	ns	9, 11, 17,
Access time from $\overline{OE}$	t_{OEA}	—	13	—	15	—	18	ns	9, 25
Read command setup time	t_{RCS}	0	—	0	—	0	—	ns	
Read command hold time to $\overline{CAS}$	t_{RCH}	0	—	0	—	0	—	ns	12, 22
Read command hold time to $\overline{RAS}$	t_{RRH}	0	—	0	—	0	—	ns	12
Column address to $\overline{RAS}$ lead time	t_{RAL}	25	—	30	—	35	—	ns	
Column address to $\overline{CAS}$ lead time	t_{CAL}	25	—	30	—	35	—	ns	
$\overline{CAS}$ to output in low-Z	t_{CLZ}	0	—	0	—	0	—	ns	
Output data hold time	t_{OH}	3	—	3	—	3	—	ns	
Output data hold time from $\overline{OE}$	t_{OHO}	3	—	3	—	3	—	ns	
Output buffer turn-off time	t_{OFF}	—	13	—	15	—	15	ns	13
Output buffer turn-off to $\overline{OE}$	t_{OEZ}	—	13	—	15	—	15	ns	13
$\overline{CAS}$ to Din delay time	t_{CDD}	13	—	15	—	18	—	ns	5

Write Cycle

Parameter	Symbol	HM51W16160/HM51W18160						Unit	Notes
		-5		-6		-7			
		Min	Max	Min	Max	Min	Max		
Write command setup time	t_{WCS}	0	—	0	—	0	—	ns	14, 21
Write command hold time	t_{WCH}	8	—	10	—	15	—	ns	21
Write command pulse width	t_{WP}	8	—	10	—	10	—	ns	
Write command to $\overline{RAS}$ lead time	t_{RWL}	13	—	15	—	18	—	ns	
Write command to $\overline{CAS}$ lead time	t_{CWL}	13	—	15	—	18	—	ns	23
Data-in setup time	t_{DS}	0	—	0	—	0	—	ns	15, 23
Data-in hold time	t_{DH}	8	—	10	—	15	—	ns	15, 23

HITACHI

Read-Modify-Write Cycle

Parameter	Symbol	HM51W16160/HM51W18160						Unit	Notes
		-5		-6		-7			
		Min	Max	Min	Max	Min	Max		
Read-modify-write cycle time	t_{RWC}	131	—	155	—	181	—	ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	t_{RWD}	73	—	85	—	98	—	ns	14
$\overline{CAS}$ to $\overline{WE}$ delay time	t_{CWD}	36	—	40	—	46	—	ns	14
Column address to $\overline{WE}$ delay time	t_{AWD}	48	—	55	—	63	—	ns	14
$\overline{OE}$ hold time from $\overline{WE}$	t_{OEH}	13	—	15	—	18	—	ns	

Refresh Cycle

Parameter	Symbol	HM51W16160/HM51W18160						Unit	Notes
		-5		-6		-7			
		Min	Max	Min	Max	Min	Max		
$\overline{CAS}$ setup time (CBR refresh cycle)	t_{CSR}	5	—	5	—	5	—	ns	21
$\overline{CAS}$ hold time (CBR refresh cycle)	t_{CHR}	8	—	10	—	10	—	ns	22
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	t_{RPC}	5	—	5	—	5	—	ns	21

Fast Page Mode Cycle

Parameter	Symbol	HM51W16160/HM51W18160						Unit	Notes
		-5		-6		-7			
		Min	Max	Min	Max	Min	Max		
Fast page mode cycle time	t_{PC}	35	—	40	—	45	—	ns	
Fast page mode $\overline{RAS}$ pulse width	t_{RASP}	—	100000	—	100000	—	100000	ns	16
Access time from $\overline{CAS}$ precharge	t_{CPA}	—	30	—	35	—	40	ns	9, 17, 22
$\overline{RAS}$ hold time from $\overline{CAS}$ precharge	t_{CPRH}	30	—	35	—	40	—	ns	

HITACHI

Fast Page Mode Read-Modify-Write Cycle

| Parameter | Symbol | HM51W16160/HM51W18160 | | | | | | Unit | Notes |
| | | -5 | | -6 | | -7 | | | |
		Min	Max	Min	Max	Min	Max		
Fast page mode read-modify-write cycle time	t_{PRWC}	76	—	85	—	96	—	ns	
$\overline{WE}$ delay time from $\overline{CAS}$ precharge	t_{CPW}	53	—	60	—	68	—	ns	14, 22

Refresh (HM51W16160 Series)

Parameter	Symbol	Max	Unit	Note
Refresh period	t_{REF}	64	ms	4096 cycles
Refresh period (L-version)	t_{REF}	128	ms	4096 cycles

Refresh (HM51W18160 Series)

Parameter	Symbol	Max	Unit	Note
Refresh period	t_{REF}	16	ms	1024 cycles
Refresh period (L-version)	t_{REF}	128	ms	1024 cycles

Self Refresh Mode (L-version)

| Parameter | Symbol | HM51W16160L/HM51W18160L | | | | | | Unit | Notes |
| | | -5 | | -6 | | -7 | | | |
		Min	Max	Min	Max	Min	Max		
$\overline{RAS}$ pulse width (self refresh)	t_{RASS}	100	—	100	—	100	—	µs	26, 27, 28, 29
$\overline{RAS}$ precharge time (self refresh)	t_{RPS}	90	—	110	—	130	—	ns	
$\overline{CAS}$ hold time (self refresh)	t_{CHS}	−50	—	−50	—	−50	—	ns	

HITACHI

Notes: 1. AC measurements assume t_T = 5 ns.

2. An initial pause of 200 µs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing $\overline{RAS}$-only refresh or $\overline{CAS}$-before-$\overline{RAS}$ refresh). If the internal refresh counter is used, a minimum of eight $\overline{CAS}$-before-$\overline{RAS}$ refresh cycles are required.

3. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.

4. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.

5. Either t_{OED} or t_{CDD} must be satisfied.

6. Either t_{DZO} or t_{DZC} must be satisfied.

7. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).

8. Assumes that $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \le t_{RAD}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.

9. Measured with a load circuit equivalent to 1 TTL loads and 100 pF. (V_{OH} = 2.0 V, V_{OL} = 0.8 V)

10. Assumes that $t_{RCD} \ge t_{RCD}$ (max) and $t_{RCD} + t_{CAC}$ (max) $\ge t_{RAD} + t_{AA}$ (max).

11. Assumes that $t_{RAD} \ge t_{RAD}$ (max) and $t_{RCD} + t_{CAC}$ (max) $\le t_{RAD} + t_{AA}$ (max).

12. Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.

13. t_{OFF} (max) and t_{OEZ} (max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.

14. t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \ge t_{RWD}$ (min), $t_{CWD} \ge t_{CWD}$ (min), and $t_{AWD} \ge t_{AWD}$ (min), or $t_{CWD} \ge t_{CWD}$ (min), $t_{AWD} \ge t_{AWD}$ (min) and $t_{CPW} \ge t_{CPW}$ (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

15. These parameters are referred to $\overline{UCAS}$ and $\overline{LCAS}$ leading edge in early write cycles and to $\overline{WE}$ leading edge in delayed write or read-modify-write cycles.

16. t_{RASP} defines $\overline{RAS}$ pulse width in fast page mode cycles.

17. Access time is determined by the longest among t_{AA}, t_{CAC} and t_{CPA}.

18. In delayed write or read-modify-write cycles, $\overline{OE}$ must disable output buffer prior to applying data to the device.

19. When both $\overline{UCAS}$ and $\overline{LCAS}$ go low at the same time, all 16-bit data are written into the device. $\overline{UCAS}$ and $\overline{LCAS}$ cannot be staggered within the same write/read cycles.

20. All the V_{CC} and V_{SS} pins shall be supplied with the same voltages.

21. t_{ASC}, t_{CAH}, t_{RCS}, t_{WCS}, t_{WCH}, t_{CSR} and t_{RPC} are determined by the earlier falling edge of $\overline{UCAS}$ or $\overline{LCAS}$.

22. t_{CRP}, t_{CHR}, t_{RCH}, t_{CPA} and t_{CPW} are determined by the later rising edge of $\overline{UCAS}$ or $\overline{LCAS}$.

23. t_{CWL}, t_{DH} and t_{DS} should be satisfied by both $\overline{UCAS}$ and $\overline{LCAS}$.

24. t_{CP} is determined by the time that both $\overline{UCAS}$ and $\overline{LCAS}$ are high.

25. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large V_{CC}/V_{SS} line noise, which causes to degrade V_{IH} min/V_{IL} max level.

26. Please do not use t_{RASS} timing, 10 µs $\le t_{RASS} \le$ 100 µs. During this period, the device is in transition state from normal operation mode to self refresh mode. If $t_{RASS} \ge$ 100 µs, then $\overline{RAS}$ precharge time should use t_{RPS} instead of t_{RP}.

HITACHI

27. If you use distributed CBR refresh mode with 15.6 µs interval in normal read/write cycle, CBR refresh should be executed within 15.6 µs immediately after exiting from and before entering into self refresh mode.

28. If you use $\overline{RAS}$ only refresh or CBR burst refresh mode in normal read/write cycle, 4096 or 1024 cycles (4096 cycles: HM51W16160 Series, 1024 cycles: HM51W18160 Series) of distributed CBR refresh with 15.6 µs interval should be executed within 64 or 16 ms (64 ms: HM51W16160, 16 ms: HM51W18160) immediately after exiting from and before entering into the self refresh mode.

29. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self fresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.

30. XXX: H or L (H: V_{IH} (min) $\leq V_{IN} \leq V_{IH}$ (max), L: V_{IL} (min) $\leq V_{IN} \leq V_{IL}$ (max))

    ///////: Invalid Dout

    When the address, clock and input pins are not described on timing waveforms, their pins must be applied V_{IH} or V_{IL}.

HITACHI

Notes concerning 2$\overline{\text{CAS}}$ control

Please do not separate the $\overline{\text{UCAS}}/\overline{\text{LCAS}}$ operation timing intentionally. However skew between $\overline{\text{UCAS}}/\overline{\text{LCAS}}$ are allowed under the following conditions.

1. Each of the $\overline{\text{UCAS}}/\overline{\text{LCAS}}$ should satisfy the timing specifications individually.

2. Different operation mode for upper/lower byte is not allowed; such as following.

3. Closely separated upper/lower byte control is not allowed. However when the condition ($t_{CP} \leq t_{UL}$) is satisfied, fast page mode can be performed.

4. Byte control operation by remaining $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ high is guaranteed.

HITACHI

Timing Waveforms[*30]

Read Cycle

Early Write Cycle

Delayed Write Cycle[18]

Read-Modify-Write Cycle[18]

$\overline{\text{RAS}}$-Only Refresh Cycle

$\overline{\text{CAS}}$-Before-$\overline{\text{RAS}}$ Refresh Cycle

HITACHI

Hidden Refresh Cycle

HITACHI

Fast Page Mode Read Cycle

Fast Page Mode Early Write Cycle

Fast Page Mode Delayed Write Cycle[18]

Fast Page Mode Read-Modify-Write Cycle[*18]

Self Refresh Cycle (L-version)*[26, 27, 28, 29]

Package Dimensions

HM51W16160J/LJ Series
HM51W18160J/LJ Series (CP-42D)   Unit: mm

Hitachi Code	CP-42D
JEDEC Code	MO-061-AG
EIAJ Code	—
Weight	1.75 g

HITACHI

HM51W16160TT/LTT Series

HM51W18160TT/LTT Series (TTP-50/44DC)   Unit: mm

Hitachi Code	TTP-50/44DC
JEDEC Code	MO-133DA
EIAJ Code	—
Weight	0.50 g

HITACHI

HITACHI

HITACHI

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
1.0	Sep. 30, 1996	Initial issue	Y. Kasama	M. Mishima
2.0	Dec. 5, 1996	Addition of HM51W16160/HM51W18160-5 Series	Y. Kasama	M. Mishima
		DC Characteristics (HM51W16160 Series)		
		I_{CC7} max: 105/95 mA to 105/95/85 mA		
		DC Characteristics (HM51W18160 Series)		
		I_{CC7} max: 170/150 mA to 185/165/145 mA		
		AC Characteristics		
		t_{RRH} min: 0/0 ns to 5/5/5 ns t_{RPC} min: 0/0 ns to 5/5/5 ns		
3.0	Feb. 21, 1997	AC Characteristics t_{RRH} min: 5/5/5 ns to 0/0/0 ns		

HITACHI