



Course Number	COE 328
Course Title	Digital Circuits
Semester/Year	Fall 2021
Instructor	Dr. Reza Sedaghat
TA Name	Sajjad Rostami Sani

Lab/Tutorial Report No.	6
-------------------------	---

Report Title	Simple General-Purpose Processor
--------------	----------------------------------

Section No.	03
Submission Date	19-Dec-2021
Due Date	20-Dec-2021

Student Name	Student ID	Signature*
Ahmad El-Gohary	501011852	<i>Ahmad El-Gohary</i>

**By signing above, you attest that you have contributed to this submission and confirm that all work you have contributed to this submission is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at:*

<http://www.ryerson.ca/content/dam/senate/policies/pol60.pdf>

Contents

Contents	2
<i>Introduction</i>	3
<i>Components</i>	3
• Basic latch.....	3
• 4:16 Decoder	5
• Finite State Machine (FSM)	7
• 7 Segment display.....	13
• Modified 7 Segment display (used in part 3 method 1):.....	17
• Modified 7 Segment display (used in part 3 method2):.....	20
<i>Arithmetic logical unit (ALU)</i>	23
• ALU for Part 1	23
• ALU for part 2:	26
• ALU for part 3 (method 2):	30
<i>Circuit Diagrams</i>	33
<i>References</i>	35

Introduction

This lab was to design and construct a simple microprocessor that does an operation to 2 binary numbers based on the state of the Finite State Machine.

Components

- Basic latch

The basic latch is the main component of the storage unit which takes in a binary number as an input and gives it out as an output for each cycle.


The circuit uses 2 basic latches 1 for each binary number.

Code for latch:


```

1  LIBRARY ieee;
2  Use ieee.std_logic_1164.all;
3  ENTITY latch1 IS
4  PORT ( A : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
5        Resetn, Clock:IN STD_LOGIC;
6        Q: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
7  END latch1;
8  ARCHITECTURE Behavior OF latch1 IS
9  BEGIN
10     PROCESS (Resetn, Clock)
11     BEGIN
12         IF Resetn = '0' THEN
13             Q<="00000000";
14         ELSIF Clock'EVENT AND Clock ='1' THEN
15             Q<=A;
16         END IF;
17     END PROCESS;
18     END Behavior;
```

Component's Circuit Diagram:



Waveform for Latch:



Truth table for latch:

Clk	D	$Q(t+1)$
0	x	$Q(t)$
1	0	0
1	1	1

- 4:16 Decoder


The 4:16 decoder takes in the 4-bit state output of the FSM and gives out a unique 16-bit output for each state.

Code for 4:16 decoder:


```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  ENTITY Decoder4To16 IS
5  PORT (A : IN STD_LOGIC_VECTOR(4 DOWNT0 1);
6       D : OUT STD_LOGIC_VECTOR(1 TO 16));
7  END Decoder4To16;
8
9  ARCHITECTURE Behavioral of Decoder4To16 IS
10 begin process (A)
11     begin
12         case A is
13             when "0000" => D <= "0000000000000001";
14             when "0001" => D <= "0000000000000010";
15             when "0010" => D <= "0000000000000100";
16             when "0011" => D <= "0000000000001000";
17             when "0100" => D <= "0000000000010000";
18             when "0101" => D <= "0000000000100000";
19             when "0110" => D <= "0000000001000000";
20             when "0111" => D <= "0000000010000000";
21             when "1000" => D <= "0000000100000000";
22             when "1001" => D <= "0000001000000000";
23             when "1010" => D <= "0000010000000000";
24             when "1011" => D <= "0000100000000000";
25             when "1100" => D <= "0001000000000000";
26             when "1101" => D <= "0010000000000000";
27             when "1110" => D <= "0100000000000000";
28             when "1111" => D <= "1000000000000000";
29             when others => D <= "0000000000000000";
30         end case;
31     end process;
32 end Behavioral;
```

Component's Circuit Diagram:



Waveform for 4:16 decoder:



Truth Table for 4:16 decoder:

A	D
0000	0000000000000001
0001	0000000000000010
0010	0000000000000100
0011	0000000000001000
0100	0000000000010000
0101	0000000000100000
0110	0000000001000000
0111	0000000010000000
1000	0000000100000000
1001	0000001000000000
1010	0000010000000000
1011	0000100000000000
1100	0001000000000000
1101	0010000000000000
1110	0100000000000000
1111	1000000000000000

- Finite State Machine (FSM)

The FSM is a Moore machine cycles through different states from S0 to S8, when the data input is 1 it moves from 1 state to the next and it gives a respective digit of my student ID for example the third state would give the third digit of my student ID.

Code for FSM:

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  entity lab5 is
4  | port
5  | (
6  |   clk    : in std_logic;
7  |   data_in : in std_logic;
8  |   reset  : in std_logic;
9  |   student_id : out std_logic_vector(3 downto 0);
10 |   current_state: out std_logic_vector(3 DOWNTO 0) );
11 | end entity;
12 architecture fsm of lab5 is
13 | type state_type is (s0, s1, s2, s3, s4, s5, s6,
14 |   s7, s8);
15 | signal yfsm : state_type;
16 |
17 | begin
18 | process (clk, reset)
19 |   begin
20 |     if reset = '1' then
21 |       yfsm <= s0;
22 |     elsif (clk 'EVENT AND clk = '1') then
23 |       case yfsm is
24 |         when s0 =>
25 |
26 |
27 |         if data_in = '1' then
28 |           yfsm <= s1;
29 |         else yfsm <= s0;
30 |         end if;
31 |       when s1 =>
32 |
33 |
34 |         if data_in = '1' then
35 |           yfsm <= s2;

```



```
36  ⊖ else yfsm <= s1;  
37  | end if;  
38  |  
39  | when s2 =>  
40  |  
41  ⊖ if data_in = '1' then  
42  | yfsm <= s3;  
43  ⊖ else yfsm <= s2;  
44  | end if;  
45  |  
46  | when s3 =>  
47  |  
48  ⊖ if data_in = '1' then  
49  | yfsm <= s4;  
50  ⊖ else yfsm <= s3;  
51  | end if;  
52  |  
53  | when s4 =>  
54  |  
55  ⊖ if data_in = '1' then  
56  | yfsm <= s5;  
57  ⊖ else yfsm <= s4;  
58  | end if;  
59  |  
60  | when s5 =>  
61  |  
62  ⊖ if data_in = '1' then  
63  | yfsm <= s6;  
64  ⊖ else yfsm <= s5;  
65  | end if;  
66  |  
67  | when s6 =>  
68  |  
69  ⊖ if data_in = '1' then  
70  | yfsm <= s7;
```


```
71  else yfsm <= s6;
72  end if;
73  |
74  when s7 =>
75  |
76  if data_in = '1' then
77  |yfsm <= s8;
78  else yfsm <= s7;
79  end if;
80  |
81  when s8 =>
82  |
83  if data_in = '1' then
84  |yfsm <= s0;
85  else yfsm <= s8;
86  end if;
87  |
88  end case;
89  end if;
90  end process;
91  process(yfsm, data_in)
92  |begin
93  case yfsm is
94  when s0=>
95  |student_id <="0101";
96  |current_state <= "0000";
97  when s1 =>
98  |student_id <="0000";
99  |current_state <= "0001";
100 when s2 =>
101 |student_id <="0001";
102 |current_state <= "0010";
103 when s3 =>
104 |student_id <="0000";
105 |current_state <= "0011";
```

```


106 when s4 =>
107   student_id <="0001";
108   current_state <= "0100";
109   when s5 =>
110     student_id <="0001";
111     current_state <= "0101";
112     when s6 =>
113       student_id <="1000";
114       current_state <= "0110";
115       when s7 =>
116         student_id <="0101";
117         current_state <= "0111";
118         when s8 =>
119           student_id <="0010";
120           current_state <= "1000";
121       end case;
122   end process;
123 end architecture;

```

Component's Circuit Diagram:



Waveform for FSM:



Truth Table for FSM:

Present State	Next State		Output student_id
	data_in=0	data_in=1	
0000	0000	0001	0101
0001	0001	0010	0000
0010	0010	0011	0001
0011	0011	0100	0000
0100	0100	0101	0001
0101	0101	0110	0001
0110	0110	0111	1000
0111	0111	1000	0101
1000	1000	0000	0010

- 7 Segment display

The 7-segment display shows numerical output in hexadecimal starting from 0 to

F, it can show up to 15 numbers on 1 7-segment display.

7 Segment display Code:


```

1  LIBRARY ieee ;
2  USE ieee.std_logic_1164.all ;
3
4  ENTITY sseg IS
5  PORT ( bcd : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
6        neg : IN STD_LOGIC ;
7        leds : OUT STD_LOGIC_VECTOR(0 TO 6);
8        ledss: OUT STD_LOGIC_VECTOR(0 TO 6) ) ;
9  END sseg ;
10
11 ARCHITECTURE Behavior OF sseg IS
12 BEGIN
13   PROCESS ( bcd )
14   BEGIN
15     CASE bcd IS -- abcdefg
16       WHEN "0000" => leds <= "1111110"; -- 0
17       WHEN "0001" => leds <= "0110000"; -- 1
18       WHEN "0010" => leds <= "1101101"; -- 2
19       WHEN "0011" => leds <= "1111001"; -- 3
20       WHEN "0100" => leds <= "0110011"; -- 4
21       WHEN "0101" => leds <= "1011011"; -- 5
22       WHEN "0110" => leds <= "1011111"; -- 6
23       WHEN "0111" => leds <= "1110000"; -- 7
24       WHEN "1000" => leds <= "1111111"; -- 8
25       WHEN "1001" => leds <= "1110011"; -- 9
26       WHEN "1010" => leds <= "1110111"; -- a
27       WHEN "1011" => leds <= "0011111"; -- b
28       WHEN "1100" => leds <= "1001110"; -- c
29       WHEN "1101" => leds <= "0111101"; -- d
30       WHEN "1110" => leds <= "1101111"; -- e
31       WHEN "1111" => leds <= "1000111"; -- f
32
33     END CASE ;
34   END PROCESS ;
35


```

```
36  PROCESS (neg)
37  |    BEGIN
38  |    IF (neg = '1') THEN
39  |    ledss <= "0000001";
40  |
41  |    ELSE
42  |    ledss <= "0000000";
43  |
44  |    END IF;
45  |    END PROCESS;
46  END Behavior ;
```

Component's Circuit Diagram:



Waveform for 7-Segment display:



Truth Table for 7-segment display:

Input	leds
0000	1111110
0001	0110000
0010	1101101
0011	1111001
0100	0110011
0101	1011011
0110	1011111
0111	1110000
1000	1111111
1001	1110011
1010	1110111
1011	0011111
1100	1001110
1101	0111101
1110	1101111
1111	1000111


neg	Ledss
0	0000000
1	0000001


```


35
36         WHEN "0111" => leds <= "1110000"; -- 7
37                     even <= "0010101"; -- n
38
39         WHEN "1000" => leds <= "1111111"; -- 8
40                     even <= "0111011"; -- y
41
42         WHEN "1001" => leds <= "1110011"; -- 9
43                     even <= "0010101"; -- n
44
45         WHEN "1010" => leds <= "1110111"; -- a
46                     even <= "0111011"; -- y
47
48         WHEN "1011" => leds <= "0011111"; -- b
49                     even <= "0010101"; -- n
50
51         WHEN "1100" => leds <= "1001110"; -- c
52                     even <= "0111011"; -- y
53
54         WHEN "1101" => leds <= "0111101"; -- d
55                     even <= "0010101"; -- n
56
57         WHEN "1110" => leds <= "1101111"; -- e
58                     even <= "0111011"; -- y
59
60         WHEN "1111" => leds <= "1000111"; -- f
61                     even <= "0010101"; -- n
62     END CASE ;
63 END PROCESS ;
64 END Behavior ;

```

Component's Circuit Diagram:



Waveform for modified 7-segment display:



Truth Table for 7-segment display:

Input	leds	even
0000	1111110	0111011
0001	0110000	0010101
0010	1101101	0111011
0011	1111001	0010101
0100	0110011	0111011
0101	1011011	0010101
0110	1011111	0111011
0111	1110000	0010101
1000	1111111	0111011
1001	1110011	0010101
1010	1110111	0111011
1011	0011111	0010101
1100	1001110	0111011
1101	0111101	0010101
1110	1101111	0111011
1111	1000111	0010101

- Modified 7 Segment display (used in part 3 method2):

b) For each microcode instruction, display 'y' if the FSM output (`student_id`) is even and 'n' otherwise

ALU checks if the number is even or odd.



Code for 7-Segment display:

```

1  LIBRARY ieee ;
2  USE ieee.std_logic_1164.all ;
3
4  ENTITY ssegModified IS
5  PORT ( bcd : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
6        E : IN STD_logic;
7        leds : OUT STD_LOGIC_VECTOR(0 TO 6);
8        even: OUT STD_LOGIC_VECTOR(0 TO 6) ) ;
9  END ssegModified ;
10
11 ARCHITECTURE Behavior OF ssegModified IS
12 BEGIN
13   PROCESS ( bcd )
14   BEGIN
15     CASE bcd IS -- abcdefg
16     WHEN "0000" => leds <= "1111110"; -- 0
17     WHEN "0001" => leds <= "0110000"; -- 1
18     WHEN "0010" => leds <= "1101101"; -- 2
19     WHEN "0011" => leds <= "1111001"; -- 3
20     WHEN "0100" => leds <= "0110011"; -- 4
21     WHEN "0101" => leds <= "1011011"; -- 5
22     WHEN "0110" => leds <= "1011111"; -- 6
23     WHEN "0111" => leds <= "1110000"; -- 7
24     WHEN "1000" => leds <= "1111111"; -- 8
25     WHEN "1001" => leds <= "1110011"; -- 9
26     WHEN "1010" => leds <= "1110111"; -- a
27     WHEN "1011" => leds <= "0011111"; -- b
28     WHEN "1100" => leds <= "1001110"; -- c
29     WHEN "1101" => leds <= "0111101"; -- d
30     WHEN "1110" => leds <= "1101111"; -- e
31     WHEN "1111" => leds <= "1000111"; -- f
32
33     END CASE ;
34   END PROCESS ;
35   PROCESS (E)
36   BEGIN
37     IF (E = '1') THEN
38       even <= "0010101";
39
40     ELSE
41       even <= "0111011";
42
43     END IF;
44   END PROCESS;
45 END Behavior ;

```

Waveform for 7-segment display:




Truth Table for 7-segment display:

Input	leds
0000	1111110
0001	0110000
0010	1101101
0011	1111001
0100	0110011
0101	1011011
0110	1011111
0111	1110000
1000	1111111
1001	1110011
1010	1110111
1011	0011111
1100	1001110
1101	0111101
1110	1101111
1111	1000111

E	Even
0	0111011
1	0010101

Component's Circuit Diagram:



Arithmetic logical unit (ALU)

- ALU for Part 1

The ALU is the processor that decides what operation to do on the inputs based on the state of the FSM. It has 5 inputs:

1. Clock
2. A
3. B
4. student_id
5. OP

Input A and B are binary numbers which are the input of the storage unit as long as the data_in is 1. The clock input alternates between 1 and 0, when the clock input changes from 0 to 1 (rising edge) the ALU checks the value OP input (which is the output of the decoder) and runs the switch statement matching the value of the OP input to the case and doing its respective operation on A and B according to the table in the lab manual.

The student_id input has no purpose in part.

Function #	Microcode	Boolean Operation / Function
1	0000000000000001	sum(A, B)
2	0000000000000010	diff(A, B)
3	0000000000000100	\overline{A}
4	0000000000010000	$\overline{A \cdot B}$
5	0000000000100000	$\overline{A + B}$
6	0000000001000000	$A \cdot B$
7	0000000010000000	$A \oplus B$
8	0000000100000000	$A + B$
9	0000001000000000	$\overline{A \oplus B}$

The ALU has 3 outputs:

1. Neg
2. R1
3. R2

Neg outputs 1 if the number is negative and lights up the g led on the 7-segment display

R1 and R2 are 4-bit outputs when combined gives an 8-bit output each one goes to a 7-segment display to display the binary output but in hexadecimal.

Code for ALU part 1:

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_UNSIGNED.ALL;
4  use IEEE.NUMERIC_STD.ALL;
5  ENTITY ALU IS
6  PORT (Clock: in std_logic;
7       A,B : in unsigned(7 downto 0);
8       student_id : unsigned(3 downto 0);
9       OP: in unsigned(15 downto 0);
10      Neg: out std_logic;
11      R1: out unsigned (3 downto 0);
12      R2: out unsigned (3 downto 0));
13  END ALU;
14  ARCHITECTURE calculation of ALU IS
15  |   signal Reg1, Reg2, Result: unsigned (7 downto 0) := (others=>'0');
16  |   signal Reg4 : unsigned (0 to 7);
17  |   BEGIN
18  |       Reg1 <= A;
19  |       Reg2 <= B;
20  |       process(Clock,OP)
21  |       BEGIN
22  |           if(rising_edge (Clock)) Then
23  |           case OP is
24  |           When "0000000000000001"=>
25  |               Result <= Reg1 + Reg2;
26  |           When "0000000000000010"=>
27  |               Result <= Reg1 - Reg2 ;
28  |           if(B>A) Then
29  |               Neg<='1';
30  |           else Neg<='0';
31  |           end if;
32  |           When "0000000000000100"=>
33  |               Result <= NOT Reg1;
34  |           When "0000000000001000"=>
35  |               Result <= Reg1 NAND Reg2;

```




```

36      When "000000000010000"=>
37          Result <= Reg1 NOR Reg2;
38      When "000000000100000"=>
39          Result <= Reg1 AND Reg2;
40      When "000000001000000"=>
41          Result <= Reg1 OR Reg2;
42      When "000000010000000"=>
43          Result <= Reg1 XOR Reg2;
44      When "000000100000000"=>
45          Result <= Reg1 XNOR Reg2;
46      When Others =>
47
48      end case;
49  end if;
50  end process;
51  R1 <= Result(3 downto 0);
52  R2 <= Result(7 downto 4);
53  end calculation;

```

Component's Circuit Diagram:



- ALU for part 2:

The ALU is the processor that decides what operation to do on the inputs based on the state of the FSM. It has 5 inputs:

1. Clock
2. A
3. B
4. student_id
5. OP

Input A and B are binary numbers which are the input of the storage unit as long as the data_in is 1. The clock input alternates between 1 and 0, when the clock input changes from 0 to 1 (rising edge) the ALU checks the value OP input (which is the output of the decoder) and runs the switch statement matching the value of the OP input to the case and doing its respective operation on A and B according to the table in the lab manual. The student_id input has no purpose in part.

Function #	Operation / Function
1	Swap the lower and upper 4 bits of A
2	Produce the result of ORing A and B
3	Decrement B by 5
4	Invert all bits of A
5	Invert the bit-significance order of A
6	Find the greater value of A and B and produce the results (Max(A , B))
7	Produce the difference between A and B
8	Produce the result of XNORing A and B
9	Rotate B to left by three bits (ROL)

For the third function (difference) the output would normally be in 2's complement however in my approach I decided to make the output be in decimal for simplicity, so instead of giving -FF for -3 I decided to make it -3, by adding an if statement.

Code for ALU part 2:

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_UNSIGNED.ALL;
4  use IEEE.NUMERIC_STD.ALL;
5  ENTITY ALUModified IS
6  port (Clock: in std_logic;
7        A,B : in unsigned(7 downto 0);
8        student_id : unsigned(3 downto 0);
9        OP: in unsigned(15 downto 0);
10       Neg: out std_logic;
11       R1: out unsigned (3 downto 0);
12       R2: out unsigned (3 downto 0));
13  end ALUModified;
14  ARCHITECTURE calculation of ALUModified IS
15  signal Reg1, Reg2, Result: unsigned (7 downto 0) := (others=>'0');
16  signal Reg4 : unsigned (0 to 7);
17  begin
18  Reg1 <= A;
19  Reg2 <= B;
20  process(Clock,OP)
21  begin
22  if(rising_edge (Clock)) Then
23  case OP is
24  When "0000000000000001"=> --1
25  Result<= Reg4;
26  Result(7) <= Reg1(0);
27  Result(6) <= Reg1(1);
28  Result(5) <= Reg1(2);
29  Result(4) <= Reg1(3);
30  Result(3) <= Reg1(4);
31  Result(2) <= Reg1(5);
32  Result(1) <= Reg1(6);
33  Result(0) <= Reg1(7);
34  Neg<='0';

```

```

36      Result <= Reg1 OR Reg2;
37      Neg<='0';
38  When "0000000000000100"=> --3
39      if(5>Reg2) Then
40          Result <= 5 - Reg2;
41          Neg<='1';
42      else
43          Result <= Reg2 - 5 ;
44          Neg<='0';
45      end if;
46  When "0000000000001000"=> --4
47      Result <= NOT Reg1;
48      Neg<='0';
49  When "0000000000010000"=> --5
50  Result<= Reg4;
51      Result(7) <= Reg1(0);
52      Result(6) <= Reg1(1);
53      Result(5) <= Reg1(2);
54      Result(4) <= Reg1(3);
55      Result(3) <= Reg1(4);
56      Result(2) <= Reg1(5);
57      Result(1) <= Reg1(6);
58      Result(0) <= Reg1(7);
59      Neg<='0';
60  When "0000000000100000"=> --6
61      if(Reg2>Reg1) Then
62          Result <= Reg2;
63      else
64          Result <= Reg1 ;
65      end if;
66      Neg<='0';
67  When "0000000001000000"=> --7
68      if(Reg2>Reg1) Then
69          Result <= Reg2 - Reg1;
70          Neg<='1';


```

```

70         Neg<='1';
71     else
72         Result <= Reg1 - Reg2 ;
73         Neg<='0';
74     end if;
75     When "0000000010000000"=> --8
76         Result <= Reg1 XNOR Reg2;
77         Neg<='0';
78     When "0000000100000000"=> --9
79         Result<= Reg4;
80         Result(7) <= Reg2(4);
81         Result(6) <= Reg2(3);
82         Result(5) <= Reg2(2);
83         Result(4) <= Reg2(1);
84         Result(3) <= Reg2(0);
85         Result(2) <= Reg2(7);
86         Result(1) <= Reg2(6);
87         Result(0) <= Reg2(5);
88         Neg<='0';
89     When Others =>
90
91     end case;
92 end if;
93 end process;
94 R1 <= Result(3 downto 0);
95 R2 <= Result(7 downto 4);
96 end calculation;

```

Component's Circuit Diagram:



- ALU for part 3 (method 2):

In this part the student_id input is used and the ALU checks if its LSB is 1 or 0 since 1 means it is an odd number and 0 means it is an even number. The ALU also has a new output E that sends 1 if the number is odd and 0 if even which then goes into the 7-segment display and goes through an if statement to show either y for even or n for odd.

Code for ALU:

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_UNSIGNED.ALL;
4  use IEEE.NUMERIC_STD.ALL;
5  ENTITY ALUModified IS
6  port (Clock: in std_logic;
7        A,B : in unsigned(7 downto 0);
8        student_id : unsigned(3 downto 0);
9        OP: in unsigned(15 downto 0);
10       Neg: out std_logic;
11       E: out std_logic;
12       R1: out unsigned (3 downto 0);
13       R2: out unsigned (3 downto 0));
14  end ALUModified ;
15  ARCHITECTURE calculation of ALUModified IS
16  signal Reg1, Reg2, Result: unsigned (7 downto 0) := (others=>'0');
17  signal Reg4 : unsigned (0 to 7);
18  begin
19  Reg1 <= A;
20  Reg2 <= B;
21  process (Clock,OP)
22  begin
23  if(rising_edge (Clock)) Then
24  case OP is
25  When "0000000000000001"=> --1
26  Result<= Reg4;|
27  Result(7) <= Reg1(0);
28  Result(6) <= Reg1(1);

```

```

29         Result(5) <= Reg1(2);
30         Result(4) <= Reg1(3);
31         Result(3) <= Reg1(4);
32         Result(2) <= Reg1(5);
33         Result(1) <= Reg1(6);
34         Result(0) <= Reg1(7);
35     Neg<='0';
36     if (student_id(0) = '1') THEN
37     E <= '1';
38     END If;
39
40
41     When "00000000000000010"=> --2
42         Result <= Reg1 OR Reg2;
43         Neg<='0';
44         if (student_id(0) = '1') THEN
45         E <= '1';
46         END If;
47     When "00000000000000100"=> --3
48         if(5>Reg2) Then
49             Result <= 5 - Reg2;
50             Neg<='1';
51         else
52             Result <= Reg2 - 5 ;
53             Neg<='0';
54         end if;
55         if (student_id(0) = '1') THEN
56         E <= '1';
57
58         END If;
59     When "0000000000001000"=> --4
60         Result <= NOT Reg1;
61         Neg<='0';
62         if (student_id(0) = '1') THEN
63         E <= '1';
64         END If;
65     When "0000000000010000"=> --5
66         Result<= Reg4;
67         Result(7) <= Reg1(0);
68         Result(6) <= Reg1(1);
69         Result(5) <= Reg1(2);
70         Result(4) <= Reg1(3);
71         Result(3) <= Reg1(4);
72         Result(2) <= Reg1(5);
73         Result(1) <= Reg1(6);
74         Result(0) <= Reg1(7);
75         Neg<='0';
76         if (student_id(0) = '1') THEN
77         E <= '1';
78         END If;
79     When "0000000000100000"=> --6
80         if(Reg2>Reg1) Then
81             Result <= Reg2;
82         else
83             Result <= Reg1 ;
84         end if;
85         Neg<='0';


```

```

85      if (student_id(0) = '1') THEN
86          E <= '1';
87      END If;
88      When "000000001000000"=> --7
89          if (Reg2>Reg1) Then
90              Result <= Reg2 - Reg1;
91              Neg<='1';
92          else
93              Result <= Reg1 - Reg2 ;
94              Neg<='0';
95          end if;
96          if (student_id(0) = '1') THEN
97              E <= '1';
98          END If;
99          When "000000010000000"=> --8
100              Result <= Reg1 XNOR Reg2;
101              Neg<='0';
102              if (student_id(0) = '1') THEN
103                  E <= '1';
104              END If;
105              When "000000010000000"=> --9
106                  Result<= Reg4;
107                  Result(7) <= Reg2(4);
108                  Result(6) <= Reg2(3);
109                  Result(5) <= Reg2(2);
110                  Result(4) <= Reg2(1);
111                  Result(3) <= Reg2(0);
112                  Result(2) <= Reg2(7);
113
114                  Result(1) <= Reg2(6);
115                  Result(0) <= Reg2(5);
116                  Neg<='0';
117                  if (student_id(0) = '1') THEN
118                      E <= '1';
119                  END If;
120                  When Others =>
121                      end case;
122                  end if;
123                  end process;
124                  R1 <= Result(3 downto 0);
125                  R2 <= Result(7 downto 4);
126                  end calculation;


```

Component's Circuit Diagram:




Circuit Diagrams


Circuit for part 1:




Waveform output for part 1:




Circuit for part 2 and 3(method1):



Circuit for part 2 and 3(method2):



Waveform output for part 2 and 3:



References

Brown, S. D., & Vranesic, Z. G. (2009). *Fundamentals of Digital Logic with VHDL Design*. New York, United States: McGraw-Hill Education.