

Course Number	COE 328
Course Title	Digital Circuits
Semester/Year	Fall 2021
Instructor	Dr. Reza Sedaghat
TA Name	Sajjad Rostami Sani
Lab/Tutorial Report No.	6
Report Title	Simple General-Purpose Processor
Section No.	03
Submission Date	19-Dec-2021
Due Date	20-Dec-2021

Student Name	Student ID	Signature*
Ahmad El-Gohary	501011852	Ahmad El-Johary

*By signing above, you attest that you have contributed to this submission and confirm that all work you have contributed to this submission is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at:

http://www.ryerson.ca/content/dam/senate/policies/pol60.pdf

Contents

Contents	2
Introduction	3
Components	3
Basic latch	3
• 4:16 Decoder	5
Finite State Machine (FSM)	7
7 Segment display	13
Modified 7 Segment display (used in part 3 method 1):	17
Modified 7 Segment display (used in part 3 method2):	20
Arithmetic logical unit (ALU)	23
ALU for Part 1	23
ALU for part 2:	26
ALU for part 3 (method 2):	30
Circuit Diagrams	33
References	35

Introduction

This lab was to design and construct a simple microprocessor that does an operation to 2 binary numbers based on the state of the Finite State Machine.

Components


Basic latch

The basic latch is the main component of the storage unit which takes in a binary number as an input and gives it out as an output for each cycle.

The circuit uses 2 basic latches 1 for each binary number.

Code for latch:

```
1
     LIBRARY ieee;
 2
     Use ieee.std logic 1164.all;
    □ENTITY latch1 IS
        PORT ( A : IN STD LOGIC VECTOR (7 DOWNTO 0);
 5
               Resetn, Clock: IN STD LOGIC;
 6
               Q: OUT STD LOGIC VECTOR (7 DOWNTO 0));
 7
    LEND latch1;
 8
    □ARCHITECTURE Behavior OF latch1 IS
9
    ⊟BEGIN
10
    PROCESS (Resetn, Clock)
11
         BEGIN
12
           IF Resetn = '0' THEN
    13
                  Q<="00000000";
14
                  ELSIF Clock'EVENT AND Clock ='1' THEN
    15
                  Q<=A;
16
                  END IF;
17
                 END PROCESS;
                  END Behavior;
18
```



Waveform for Latch:



Truth table for latch:

Clk
 D

$$Q(t+1)$$

 0
 x
 $Q(t)$

 1
 0
 0


 1
 1
 1

• 4:16 Decoder


The 4:16 decoder takes in the 4-bit state output of the FSM and gives out a unique 16-bit output for each state.

Code for 4:16 decoder:

```
LIBRARY ieee;
     USE ieee.std logic 1164.all;
 3
 4
    □ENTITY Decoder4To16 IS
 5
        PORT (A : IN STD LOGIC VECTOR (4 DOWNTO 1);
 6
              D : OUT STD LOGIC VECTOR(1 TO 16));
 7
     END Decoder4To16;
 8
 9
    □ARCHITECTURE Behavioral of Decoder4To16 IS
10
    begin process (A)
11
              begin
12
           case A is
    13
                  when "0000" => D <= "000000000000001";
14
                  when "0001" => D <= "0000000000000010";
15
                  when "0010" => D <= "00000000000000100";
16
                  when "0011" => D <= "0000000000001000";
17
                  when "0100" => D <= "0000000000010000";
18
                 when "0101" => D <= "0000000000100000";
19
                 when "0110" => D <= "000000001000000";
20
                 when "0111" => D <= "0000000010000000";
21
                 when "1000" => D <= "0000000100000000";
22
                 when "1001" => D <= "0000001000000000";
23
                 when "1010" => D <= "0000010000000000";
24
                 when "1011" => D <= "0000100000000000";
25
                 when "1100" => D <= "0001000000000000";
                  when "1101" => D <= "0010000000000000";
26
27
                  when "1110" => D <= "01000000000000000";
28
                  when "1111" => D <= "10000000000000000";
                  when others => D <= "0000000000000000";
29
30
           end case;
31
     end process;
32
     end Behavioral;
```



Waveform for 4:16 decoder:



Truth Table for 4:16 decoder:

Α	D
0000	0000000000000001
0001	000000000000000000010
0010	000000000000100
0011	000000000001000
0100	000000000010000
0101	000000000100000
0110	000000001000000
0111	000000010000000
1000	000000100000000
1001	0000001000000000
1010	0000010000000000
1011	0000100000000000
1100	00010000000000000
1101	0010000000000000
1110	0100000000000000
1111	10000000000000000

• Finite State Machine (FSM)

The FSM is a Moore machine cycles through different states from S0 to S8, when the data input is 1 it moves from 1 state to the next and it gives a respective digit of my student ID for example the third sate would give the third digit of my student ID.


Code for FSM:

```
1 library ieee;
 2 use ieee.std logic 1164.all;
 3 ⊟entity lab5 is
 4 port
 5 □(
 6
    clk : in std logic;
7
     data in : in std logic;
8
    reset : in std logic;
9
    student id : out std logic vector(3 downto 0);
    current state: out std logic vector(3 DOWNTO 0) );
10
    Lend entity;
11
12
   ⊟architecture fsm of lab5 is
13 ⊟type state type is (s0, s1, s2, s3, s4, s5, s6,
14
    s7, s8);
    signal yfsm : state_type;
15
16
17 ⊟begin
18 ⊟process (clk, reset)
19 begin
20 ⊟if reset = '1' then
21 | yfsm <= s0;
22 ⊟elsif (clk 'EVENT AND clk = '1') then
23 ⊟case yfsm is
24
25
     when s0 =>
26
27
   ⊟if data in = '1' then
28 | yfsm <= s1;
29 ⊟else yfsm <= s0;</p>
30
    end if;
31
32
    when s1 =>
33
34 \Box if data in = '1' then
35 | yfsm <= s2;
```

```
36
   ⊟else yfsm <= s1;
37
     end if;
38
39
     when s2 =>
40
41
    ⊟if data in = '1' then
42
    ryfsm <= s3;
43
    ⊟else yfsm <= s2;
44
     end if;
45
46
     when s3 =>
47
48
   ☐if data in = '1' then
49
    yfsm <= s4;
50
    ⊟else yfsm <= s3;
51
     end if;
52
53
    when s4 =>
54
55 ⊟if data in = '1' then
56
    yfsm <= s5;
57
    ⊟else yfsm <= s4;
58
     end if;
59
60
    when s5 =>
61
62
   ☐if data in = '1' then
63
    yfsm <= s6;
64
    \squareelse yfsm <= s5;
65
     end if;
66
67
    when s6 =>
68
69
    ☐if data in = '1' then
70
   yfsm <= s7;
```

```
71
     ⊟else yfsm <= s6;
      end if;
 72
 73
 74
      when s7 =>
 75
 76
     ∃if data in = '1' then
 77
     byfsm <= s8;</pre>
 78
     \squareelse yfsm <= s7;
 79
      end if;
 80
 81
      when s8 =>
 82
 83
     ∃if data in = '1' then
 84
     ryfsm <= s0;
 85
     ⊟else yfsm <= s8;
 86
     end if;
 87
 88
     end case;
 89
     end if;
 90
     end process;
 91
     □process(yfsm, data in)
 92
     begin
 93
     ⊟case yfsm is
 94
      when s0=>
 95
      student id <="0101";
 96
      current state <= "0000";
 97
      when s1 =>
 98
      student id <="0000";
 99
      current state <= "0001";
100
      when s2 \Rightarrow
      student id <="0001";
101
102
      current state <= "0010";
103
      when s3 =>
104
      student id <="0000";
105
      current state <= "0011";
```

```
when s4 =>
106
      student id <="0001";
107
108
      current state <= "0100";
      when s5 =>
109
      student id <="0001";
110
111
      current state <= "0101";
112
      when s6 =>
      student id <="1000";
113
      current state <= "0110";
114
115
      when s7 =>
      student id <="0101";
116
117
      current state <= "0111";
      when s8 =>
118
119
      student id <="0010";
120
      current state <= "1000";
      end case;
121
122
      end process;
      end architecture;
123
```



Waveform for FSM:



Truth Table for FSM:

Present State	Next	State	Output
	data_in=0	data_in=1	student_id
0000	0000	0001	0101
0001	0001	0010	0000
0010	0010	0011	0001
0011	0011	0100	0000
0100	0100	0101	0001
0101	0101	0110	0001
0110	0110	0111	1000
0111	0111	1000	0101
1000	1000	0000	0010

• 7 Segment display

The 7-segment display shows numerical output in hexadecimal starting from 0 to

F, it can show up to 15 numbers on 1 7-segment display.


7 Segment display Code:

```
LIBRARY ieee ;
 2
     USE ieee.std logic 1164.all ;
 3
 4
   □ENTITY sseg IS
 5
         PORT ( bcd : IN STD LOGIC VECTOR(3 DOWNTO 0) ;
    6
             neg : IN STD LOGIC ;
7
           leds : OUT STD LOGIC VECTOR(0 TO 6);
 8
           ledss: OUT STD LOGIC VECTOR(0 TO 6) );
 9
     END sseg ;
10
11
    □ARCHITECTURE Behavior OF sseq IS
12
    ⊟BEGIN
13
         PROCESS ( bcd )
    14
         BEGIN
15
    CASE bcd IS -- abcdefg
16
                  WHEN "0000" => leds <= "11111110"; -- 0
                  WHEN "0001" => leds <= "0110000"; -- 1
17
                  WHEN "0010" => leds <= "1101101"; -- 2
18
19
                 WHEN "0011" => leds <= "1111001"; -- 3
20
                  WHEN "0100" => leds <= "0110011"; -- 4
21
                 WHEN "0101" => leds <= "1011011"; -- 5
22
                  WHEN "0110" => leds <= "1011111"; -- 6
23
                  WHEN "0111" => leds <= "1110000"; -- 7
24
                  WHEN "1000" => leds <= "1111111"; -- 8
25
                  WHEN "1001" => leds <= "1110011"; -- 9
26
                  WHEN "1010" => leds <= "1110111"; -- a
27
                  WHEN "1011" => leds <= "0011111"; -- b
28
                  WHEN "1100" => leds <= "1001110"; -- c
29
                  WHEN "1101" => leds <= "0111101"; -- d
30
                  WHEN "1110" => leds <= "1101111"; -- e
                  WHEN "1111" => leds <= "1000111"; -- f
31
32
33
             END CASE ;
34
         END PROCESS ;
35
```

```
□PROCESS (neg)
36
37
         BEGIN
38
         IF (neg = '1') THEN
   39
         ledss <= "0000001";
40
41
   ELSE
42
         ledss <= "0000000";
43
44
         END IF;
45
         END PROCESS;
46
    END Behavior;
```



Waveform for 7-Segment display:



Truth Table for 7-segment display:

Input	leds
0000	1111110
0001	0110000
0010	1101101
0011	1111001
0100	0110011
0101	1011011
0110	1011111
0111	1110000
1000	1111111
1001	1110011
1010	1110111
1011	0011111
1100	1001110
1101	0111101
1110	1101111
1111	1000111

neg	Ledss
0	0000000
1	0000001

- Modified 7 Segment display (used in part 3 method 1):
 - b) For each microcode instruction, display 'y' if the FSM output (student_id) is even and 'n' otherwise

The 7-Segment checks if the number is even or odd and no changes needed for the ALU.


Code for 7-segment display:

```
LIBRARY ieee ;
 2
     USE ieee.std logic 1164.all ;
 3
 4
    □ENTITY ssegModified IS
 5
    PORT ( bcd : IN STD LOGIC VECTOR(3 DOWNTO 0) ;
 6
           leds : OUT STD LOGIC VECTOR(0 TO 6);
 7
           even: OUT STD LOGIC VECTOR(0 TO 6) );
 8
     END ssegModified ;
 9
    □ARCHITECTURE Behavior OF ssegModified IS
10
11
    BEGIN
12
    PROCESS ( bcd )
13
         BEGIN
14
             CASE bcd IS -- abcdefg
    15
                  WHEN "0000" => leds <= "1111110"; -- 0
16
                                 even <= "0111011"; -- y
17
18
                  WHEN "0001" => leds <= "0110000"; -- 1
19
                                 even <= "0010101"; -- n
20
21
                  WHEN "0010" => leds <= "1101101"; -- 2
2.2
                                 even <= "0111011"; -- y
23
24
                  WHEN "0011" => leds <= "1111001"; -- 3
25
                                 even <= "0010101"; -- n
26
27
                  WHEN "0100" => leds <= "0110011"; -- 4
28
                                 even <= "0111011"; -- y
29
30
                  WHEN "0101" => leds <= "1011011"; -- 5
31
                                 even <= "0010101"; -- n
32
33
                 WHEN "0110" => leds <= "10111111"; -- 6
34
                                 even <= "0111011"; -- y
35
```

```
35
36
                  WHEN "0111" => leds <= "1110000"; -- 7
37
                                  even <= "0010101"; -- n
38
39
                  WHEN "1000" => leds <= "11111111"; -- 8
                                  even <= "0111011"; -- v
40
41
42
                  WHEN "1001" => leds <= "1110011"; -- 9
                                  even <= "0010101"; -- n
43
44
45
                  WHEN "1010" => leds <= "1110111"; -- a
46
                                  even <= "0111011"; -- y
47
48
                  WHEN "1011" => leds <= "0011111"; -- b
                                  even <= "0010101"; -- n
49
50
51
                  WHEN "1100" => leds <= "1001110"; -- c
52
                                  even <= "0111011"; -- y
53
54
                  WHEN "1101" => leds <= "0111101"; -- d
55
                                  even <= "0010101"; -- n
56
57
                  WHEN "1110" => leds <= "1101111"; -- e
                                  even <= "0111011"; -- y
58
59
                  WHEN "1111" => leds <= "1000111"; -- f
60
                                  even <= "0010101"; -- n
61
             END CASE ;
62
63
         END PROCESS ;
64
     END Behavior;
```

```
bcd[3..0] leds[0..6] even[0..6]
```

Waveform for modified 7-segment display:



Truth Table for 7-segment display:

Input	leds	even
Input	ieus	even
0000	1111110	0111011
0001	0110000	0010101
0010	1101101	0111011
0011	1111001	0010101
0100	0110011	0111011
0101	1011011	0010101
0110	1011111	0111011
0111	1110000	0010101
1000	1111111	0111011
1001	1110011	0010101
1010	1110111	0111011
1011	0011111	0010101
1100	1001110	0111011
1101	0111101	0010101
1110	1101111	0111011
1111	1000111	0010101


- Modified 7 Segment display (used in part 3 method2):
- b) For each microcode instruction, display 'y' if the FSM output (student_id) is even and 'n' otherwise

ALU checks if the number is even or odd.

Code for 7-Segment display:

```
LIBRARY ieee ;
  2
       USE ieee.std_logic_1164.all ;
  3
     ENTITY ssegModified IS
  4
  5
           PORT ( bcd : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
     6
           E : IN STD_logic;
  7
             leds : OUT STD_LOGIC_VECTOR(0 TO 6);
  8
             even: OUT STD_LOGIC_VECTOR(0 TO 6) ) ;
  9
      END ssegModified ;
 10
     ARCHITECTURE Behavior OF ssegModified IS
 11
     BEGIN
 12
 13
           PROCESS ( bcd )
     14
           BEGIN
 15
               CASE bcd IS -- abcdefg
     16
                   WHEN "0000" => leds <= "11111110"; -- 0
 17
                    WHEN "0001" => leds <= "0110000"; -- 1
 18
                    WHEN "0010" => leds <= "1101101"; -- 2
 19
                    WHEN "0011" => leds <= "1111001"; -- 3
 20
                    WHEN "0100" => leds <= "0110011"; --
                   WHEN "0101" => leds <= "1011011"; --
 21
                   WHEN "0110" => leds <= "10111111"; -- 6
 22
                   WHEN "0111" => leds <= "1110000"; -- 7
 23
                   WHEN "1000" => leds <= "11111111"; -- 8
 24
 25
                   WHEN "1001" => leds <= "1110011"; -- 9
                   WHEN "1010" => leds <= "1110111"; -- a
 26
                    WHEN "1011" => leds <= "0011111"; -- b
 27
                   WHEN "1100" => leds <= "1001110"; -- c
 28
29
                  WHEN "1101" => leds <= "0111101"; -- d
30
                  WHEN "1110" => leds <= "11011111"; -- e
31
                  WHEN "1111" => leds <= "1000111"; -- f
32
33
              END CASE ;
34
          END PROCESS ;
    PROCESS (E)
35
36
          BEGIN
37
          IF (E = '1') THEN
38
          even <= "0010101";
39
40
          ELSE
    41
          even <= "0111011";
42
43
          END IF:
44
          END PROCESS;
45
      END Behavior ;
```

Waveform for 7-segment display:



Truth Table for 7-segment display:

Input	leds
0000	1111110
0001	0110000
0010	1101101
0011	1111001
0100	0110011
0101	1011011
0110	1011111
0111	1110000
1000	1111111
1001	1110011
1010	1110111
1011	0011111
1100	1001110
1101	0111101
1110	1101111
1111	1000111

Е	Even
0	0111011
1	0010101



Arithmetic logical unit (ALU)

• ALU for Part 1

The ALU is the processor that decides what operation to do on the inputs based on the state of the FSM. It has 5 inputs:

- 1. Clock
- 2. A
- 3. B
- 4. student_id
- 5. OP

Input A and B are binary numbers which are the input of the storage unit as long as the data_in is 1. The clock input alternates between 1 and 0, when the clock input changes from 0 to 1 (rising edge) the ALU checks the value OP input (which is the output of the decoder) and runs the switch statement matching the value of the OP input to the case and doing its respective operation on A and B according to the table in the lab manual. The student_id input has no purpose in part.

Function #	Microcode	Boolean Operation / Function
1	00000000000000001	sum(A, B)
2	000000000000000000000000000000000000000	diff(A, B)
3	000000000000000000000000000000000000000	Ā
4	0000000000001000	A·B
5	000000000010000	$\overline{A + B}$
6	000000000100000	A · B
7	000000001000000	A ⊕ B
8	000000010000000	A + B
9	000000100000000	$\overline{A \oplus B}$

The ALU has 3 outputs:


- 1. Neg
- 2. R1
- 3. R2

Neg outputs 1 if the number is negative and lights up the g led on the 7-segment display R1 and R2 are 4-bit outputs when combined gives an 8-bit output each one goes to a 7-segment display to display the binary output but in hexadecimal.

Code for ALU part 1:

```
library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
3
    use IEEE.STD LOGIC UNSIGNED.ALL;
    use IEEE.NUMERIC STD.ALL;
5 DENTITY ALU IS
 6 ⊟port (Clock: in std logic;
7
          A,B: in unsigned(7 downto 0);
8
          student id : unsigned(3 downto 0);
9
          OP: in unsigned(15 downto 0);
10
          Neg: out std logic;
11
          R1: out unsigned (3 downto 0);
12
          R2: out unsigned (3 downto 0));
13
           end ALU;
14 DARCHITECTURE calculation of ALU IS
15
       signal Reg1, Reg2, Result: unsigned (7 downto 0):= (others=>'0');
16
       signal Reg4: unsigned (0 to 7);
17 ⊟ begin
18
       Reg1 <= A;
19
       Reg2 <= B;
20 亩
      process (Clock, OP)
21
       begin
22 🗏
          if (rising edge (Clock)) Then
23 ⊟
          case OP is
24
          When "0000000000000001"=>
25
              Result <= Reg1 + Reg2;
26
           When "0000000000000010"=>
27
            Result <= Reg1 - Reg2 ;
28 🚊
                 if(B>A) Then
29
                    Neg<='1';
30 ⊟
                       else Neg<='0';
31
                    end if;
32
          When "0000000000000100"=>
33
             Result <= NOT Reg1;
34
           When "000000000001000"=>
35
             Result <= Reg1 NAND Reg2;
```

```
When "000000000010000"=>
36
37
               Result <= Reg1 NOR Reg2;
           When "0000000000100000"=>
38
39
               Result <= Reg1 AND Reg2;
            When "0000000001000000"=>
40
               Result <= Reg1 OR Reg2;
41
42
            When "0000000010000000"=>
43
               Result <= Reg1 XOR Reg2;
            When "0000000100000000"=>
44
45
               Result <= Reg1 XNOR Reg2;
46
           When Others =>
47
        end case;
48
49
     end if:
50
     end process;
51
     R1 <= Result(3 downto 0);
52
     R2 <= Result(7 downto 4);
     end calculation;
53
```



• ALU for part 2:

The ALU is the processor that decides what operation to do on the inputs based on the state of the FSM. It has 5 inputs:

- 1. Clock
- 2. A
- 3. B
- 4. student_id
- 5. OP

Input A and B are binary numbers which are the input of the storage unit as long as the data_in is 1. The clock input alternates between 1 and 0, when the clock input changes from 0 to 1 (rising edge) the ALU checks the value OP input (which is the output of the decoder) and runs the switch statement matching the value of the OP input to the case and doing its respective operation on A and B according to the table in the lab manual. The student_id input has no purpose in part.

Function #	Operation / Function
1	Swap the lower and upper 4 bits of A
2	Produce the result of ORing A and B
3	Decrement B by 5
4	Invert all bits of A
5	Invert the bit-significance order of A
6	Find the greater value of A and B and produce the results $(Max(A,B))$
7	Produce the difference between A and B
8	Produce the result of XNORing A and B
9	Rotate B to left by three bits (ROL)


For the third function (difference) the output would normally be in 2's compliment however in my approach I decided to make the output be in decimal for simplicity, so instead of giving -FF for -3 I decided to make it -3, by adding an if statement.

Code for ALU part 2:

```
library IEEE;
 2
     use IEEE.STD LOGIC 1164.ALL;
     use IEEE.STD LOGIC UNSIGNED.ALL;
 3
     use IEEE.NUMERIC STD.ALL;
 4
 5 DENTITY ALUModified IS
 6 ⊟port (Clock: in std logic;
7
           A,B: in unsigned (7 downto 0);
8
           student id : unsigned(3 downto 0);
9
           OP: in unsigned(15 downto 0);
           Neg: out std logic;
10
11
           R1: out unsigned (3 downto 0);
12
           R2: out unsigned (3 downto 0));
13
           end ALUModified;
14
   □ARCHITECTURE calculation of ALUModified IS
15
        signal Reg1, Reg2, Result: unsigned (7 downto 0):= (others=>'0');
        signal Reg4: unsigned (0 to 7);
16
17
        begin
   18
        Reg1 <= A;
19
        Reg2 <= B;
20
        process (Clock, OP)
   21
        begin
22
           if (rising edge (Clock)) Then
   23
   case OP is
24
           When "000000000000001"=> --1
25
           Result<= Reg4;
26
                    Result(7) \le Reg1(0);
27
                    Result (6) <= \text{Regl}(1);
28
                    Result(5) \leq Reg1(2);
29
                    Result(4) \le Reg1(3);
30
                    Result(3) \le Reg1(4);
31
                    Result(2) \leq Reg1(5);
32
                    Result(1) \leq Reg1(6);
33
                    Result(0) \le Reg1(7);
34
              Nea<='0':
```

```
36
               Result <= Reg1 OR Reg2;
37
               Neg<='0';
            When "00000000000000100"=> --3
38
39
               if(5>Reg2) Then
    40
               Result <= 5 - \text{Reg2};
41
                     Neg<='1';
42
    else
43
               Result \leq Reg2 - 5;
44
                         Neg<='0';
45
                      end if;
46
            When "0000000000001000"=> --4
47
               Result <= NOT Reg1;
48
               Neg<='0';
            When "0000000000010000"=> --5
49
50
            Result<= Reg4;
51
                     Result(7) \leq Reg1(0);
52
                      Result(6) \le Regl(1);
53
                      Result(5) \le Reg1(2);
54
                      Result(4) \le Reg1(3);
55
                      Result(3) \le Reg1(4);
56
                     Result(2) \le Reg1(5);
57
                     Result(1) \leftarrow Reg1(6);
58
                     Result(0) \le Reg1(7);
59
               Neg<='0';
60
            When "0000000000100000"=> --6
61
               if (Reg2>Reg1) Then
    62
               Result <= Reg2;
63
    else
64
               Result <= Reg1 ;
65
                      end if;
66
               Neg<='0';
67
            When "0000000001000000"=> --7
68
               if (Reg2>Reg1) Then
    69
               Result <= Reg2 - Reg1;
70
                     Neg<='1';
```

```
70
                     Neg<='1';
71
    else
72
               Result <= Reg1 - Reg2 ;
73
                         Neg<='0';
74
                     end if;
75
            When "0000000010000000"=> --8
76
               Result <= Reg1 XNOR Reg2;
77
               Neg<='0';
            When "0000000100000000"=> --9
78
79
            Result<= Req4;
80
                     Result(7) \le Reg2(4);
81
                     Result(6) \le Reg2(3);
82
                     Result(5) \le Reg2(2);
83
                     Result(4) \le Reg2(1);
84
                     Result(3) \le Reg2(0);
85
                     Result(2) \leq Reg2(7);
86
                     Result(1) \le Reg2(6);
87
                     Result(0) \le Reg2(5);
88
               Neg<='0';
89
            When Others =>
90
91
        end case;
92
     end if;
93
     end process;
94
     R1 <= Result(3 downto 0);
95
     R2 <= Result(7 downto 4);
96
     end calculation;
```




• ALU for part 3 (method 2):

In this part the student_id input is used and the ALU checks if its LSB is 1 or 0 since 1 means it is an odd number and 0 means it is an even number. The ALU also has a new output E that sends 1 if the number is odd and 0 if even which then goes into the 7-segment display and goes through an if statement to show either y for even or n for odd. Code for ALU:

```
library IEEE;
 2
      use IEEE.STD_LOGIC_1164.ALL;
      use IEEE.STD_LOGIC_UNSIGNED.ALL;
 3
      use IEEE.NUMERIC_STD.ALL;
 4
    ENTITY ALUModified IS
 6
    port (Clock: in std_logic;
            A,B: in unsigned (7 downto 0);
 8
            student_id : unsigned(3 downto 0);
 9
            OP: in unsigned(15 downto 0);
10
            Neg: out std_logic;
11
            E: out std logic;
12
            R1: out unsigned (3 downto 0);
13
            R2: out unsigned (3 downto 0));
14
            end ALUModified ;
    ARCHITECTURE calculation of ALUModified IS
15
16
         signal Reg1, Reg2, Result: unsigned (7 downto 0):= (others=>'0');
17
         signal Reg4: unsigned (0 to 7);
18
         begin
    19
         Reg1 <= A;
20
         Reg2 <= B;
21
         process (Clock, OP)
    22
         begin
23
    \dot{\Box}
            if (rising_edge (Clock)) Then
            case OP is
24
    When "0000000000000001"=> --1
25
26
            Result <= Reg4;
27
                      Result (7) \le \text{Regl}(0);
28
                      Result(6) <= Reg1(1);
```


```
29
                        Result (5) \le \text{Regl}(2);
30
                        Result (4) \le \text{Regl}(3);
31
                        Result (3) \le \text{Regl}(4);
32
                        Result (2) \le \text{Regl}(5);
33
                        Result (1) \le \text{Regl}(6);
34
                        Result (0) \le \text{Regl}(7);
35
                 Neg<='0';
36
                 if (student_id(0) = '1') THEN
                 E <= '1';
37
38
                 END If;
39
40
41
              When "0000000000000010"=> --2
42
                 Result <= Reg1 OR Reg2;
43
                 Neg<='0';
44
                 if (student_id(0) = '1') THEN
45
                 E <= '1';
46
                 END If;
              When "00000000000000100"=> --3
47
48
                 if (5>Reg2) Then
49
                 Result <= 5 - Reg2;
50
                        Neg<='1';
51
                     else
     52
                 Result <= Reg2 - 5;
53
                           Neg<='0';
54
                        end if;
55
                        if (student_id(0) = '1') THEN
     56
                 E <= '1';
57
                 END If:
58
              When "0000000000001000"=> --4
59
                 Result <= NOT Reg1;
60
                 Neg<='0';
61
                 if (student_id(0) = '1') THEN
62
                 E <= '1';
                 END If;
63
              When "0000000000010000"=> --5
64
65
              Result <= Reg4;
                        Result (7) \le \text{Regl}(0);
66
67
                        Result(6) \le Reg1(1);
68
                        Result (5) \le \text{Regl}(2);
69
                        Result (4) \le \text{Regl}(3);
70
                        Result (3) \le \text{Reg1}(4);
71
                        Result (2) <= Reg1 (5);
72
                        Result(1) <= Reg1(6);
73
                        Result(0) \le Reg1(7);
74
                 Neg<='0';
75
                 if (student_id(0) = '1') THEN
     E <= '1';
76
77
                 END If:
78
              When "0000000000100000"=> --6
79
                 if(Reg2>Reg1) Then
80
                 Result <= Reg2;
81
                     else
82
                 Result <= Reg1 ;
83
                        end if;
84
                 Neg<='0';
```

```
85
                 if (student_id(0) = '1') THEN
 86
                 E <= '1';
 87
                 END If:
              When "0000000001000000"=> --7
 88
 89
                 if (Reg2>Reg1) Then
 90
                 Result <= Reg2 - Reg1;
 91
                        Neg<='1';
 92
                     else
 93
                  Result <= Reg1 - Reg2 ;
 94
                          Neg<='0';
 95
                        end if;
 96
                        if (student_id(0) = '1') THEN
 97
                  E <= '1';
                 END If;
 98
99
              When "0000000010000000"=> --8
100
                 Result <= Reg1 XNOR Reg2;
                 Neg<='0';
101
102
                 if (student_id(0) = '1') THEN
      103
                 E <= '1';
104
                 END If;
105
              When "0000000100000000"=> --9
106
              Result <= Reg4;
107
                        Result (7) \le \text{Reg2}(4);
108
                        Result (6) \le \text{Reg2}(3);
                        Result (5) \le \text{Reg2}(2);
109
110
                        Result (4) \le \text{Reg2}(1);
111
                        Result (3) \le \text{Reg2}(0);
112
                        Result (2) \le \text{Reg2}(7);
                         Result(1) <= Reg2(6);
113
                         Result (0) \le \text{Reg2}(5);
114
115
                  Neg<='0';
116
                  if (student_id(0) = '1') THEN
117
                  E <= '1';
118
                  END If:
119
               When Others =>
120
121
           end case;
122
       end if;
123
       end process;
       R1 <= Result(3 downto 0);
124
125
       LR2 <= Result (7 downto 4);
126 end calculation;
```




Circuit Diagrams


Circuit for part 1:




Waveform output for part 1:




Circuit for part 2 and 3(method1):



Circuit for part 2 and 3(method2):



Waveform output for part 2 and 3:



References

Brown, S. D., & Vranesic, Z. G. (2009). Fundamentals of Digital Logic with VHDL Design. New York, United States: McGraw-Hill Education.