

Department of Physics

Course Number	COE 328	
Course Title	Digital Circuits	
Semester/Year	Fall 2021	
Instructor	Dr. Reza Sedaghat	
TA Name	Sajjad Rostami Sani	
Lab/Tutorial Report No.	4	
Report Title	Lab 4	
Section No.	03	
Submission Date	15-11-2021	
Due Date	15-11-2021	

Student Name	Student ID	Signature*
Ahmad El-Gohary	501011852	Ahmad El-Johary

^{*}By signing above, you attest that you have contributed to this submission and confirm that all work you have contributed to this submission is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at:

http://www.ryerson.ca/content/dam/senate/policies/pol60.pdf

Objective

<u></u>
The objective of this lab was to build a 4:1 multiplexer circuit using 3 2:1 multiplexer circuit and to build a 3:8 decoder circuit using 2 2:4 decoders.
(This part of page is left blank intentionally)
[This part of page is left blank intentionally]

Procedure

Part 1:


VHDL code for 2:1 multiplexer


```
LIBRARY ieee ;
      USE ieee std_logic_1164 all ;
 2
    ENTITY mux2tol IS
 3
 4
    PORT ( w0, w1, s : IN STD_LOGIC ;
           f : OUT STD_LOGIC ) ;
 5
     END mux2to1;
 6
    MARCHITECTURE Behavior OF mux2tol IS
 7
    BEGIN
 8
9
     WITH s SELECT
10
      f<= w0 WHEN '0',
11
            w1 WHEN OTHERS;
12
13
14
     END Behavior ;
```

VHDL code for 4:1


```
LIBRARY ieee;
 2
      USE ieee std_logic_1164.all;
 3
    ENTITY mux4tol IS
 4
    PORT (w0, w1, w2, w3 : IN STD_LOGIC;
 5
            s : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
 6
 7
            f : OUT STD_LOGIC);
 8
      END mux4to1;
 9
    ARCHITECTURE Behavior OF mux4tol IS
10
    BEGIN
11
12
      WITH s SELECT
      f<= w0 WHEN "00",
13
            w1 WHEN "01",
14
            w2 WHEN "10",
15
16
            w3 WHEN OTHERS;
17
      END Behavior;
18
19
      LIBRARY ieee;
20
      USE ieee.std_logic_1164.all;
    PACKAGE mux4tol_package IS
21
    COMPONENT mux4tol
22
    PORT (w0, w1, w2, w3 : IN STD_LOGIC;
24
     s : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
25
     f : OUT STD_LOGIC);
    LEND COMPONENT;
26
27
      END mux4tol_package;
```

Circuit of 4:1 multiplexer using 3 2:1 multiplexers






Waveform of 1:4 multiplexer circuit



VHDL code for 2:4 decoder

```
LIBRARY ieee;
      USE ieee.std_logic_1164.all;
 2
 3
 4
    ENTITY dec2to4 IS
    PORT (w : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
 5
 6
      En : IN STD_LOGIC;
 7
     y : OUT STD_LOGIC_VECTOR(0 TO 3));
 8
      END dec2to4;
 9
    ARCHITECTURE Behavior OF dec2to4 IS
10
     LSIGNAL Enw : STD_LOGIC_VECTOR(2 DOWNTO 0);
11
    BEGIN
12
13
      Enw <= En & w;
14
      WITH Enw SELECT
      y<= "1000" WHEN "100",
15
      "0100" WHEN "101",
16
      "0010" WHEN "110",
17
18
      "0001" WHEN "111",
     L"0000" WHEN OTHERS;
19
20
      END Behavior;
```

Circuit of 3:8 decoder using 2 2:4 decoders a NOT gate and 2 AND gates







Figure 6.17 A 3-to-8 decoder using two 2-to-4 decoders.

Waveform of 3:8 decoder circuit



References

Brown, S. D., & Vranesic, Z. G. (2009). Fundamentals of Digital Logic with VHDL Design. New York, United States: McGraw-Hill Education.