

Department of Physics

Course Number	COE 328	
Course Title	Digital Circuits	
Semester/Year	Fall 2021	
Instructor	Dr. Reza Sedaghat	
TA Name	Sajjad Rostami Sani	
Lab/Tutorial Report No.	4	
Report Title	Lab 4 Part 2	
Section No.	03	
Submission Date	22-11-2021	
Due Date	28-11-2021	

Student Name	Student ID	Signature*
Ahmad El-Gohary	501011852	Ahmad E-Johary

*By signing above, you attest that you have contributed to this submission and confirm that all work you have contributed to this submission is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at:

http://www.ryerson.ca/content/dam/senate/policies/pol60.pdf

Objective

<u>objective</u>
The objective of this lab was to build and modify the code for a Johnson counter such that every cycle/count the circuit out puts digit of my student number starting from the 4 th digit up to the last a 9 th digit spanning a total of 6 cycles.

[This part of page is left blank intentionally]

Procedure


VHDL code for the Johnson Counter:

```
1 LIBRARY ieee;
  2 USE ieee.std_logic_1164.all;
  3 ENTITY Jcounter IS
     EPORT (Clrn, E, Clkn : IN STD LOGIC; --clrn is your reset button
          STUDENT ID : out std logic vector(3 downto 0);
  6
          Q : OUT STD LOGIC VECTOR (0 TO 2));
  8
      END Jcounter;
 10 ⊟ARCHITECTURE Behavior OF Jcounter IS
      Lsignal Qreg : STD_LOGIC_VECTOR (0 TO 2);
 11
 12 ⊟BEGIN
 13 ☐ PROCESS (Clrn, Clkn)
 14
            BEGIN
               IF Clrn = '0' THEN
 15 ⊟
                   Qreg <= "000";</pre>
 16
 17 😑
               ELSIF (Clkn'EVENT AND Clkn = '0') THEN
 18 ⊟
               IF E = '1' THEN -- complete your Jcounter flip-flop outputs here
                  Qreg(1) <= Qreg(0);</pre>
 19
 20
                   Qreg(2) <= Qreg(1);</pre>
 21
                   Qreg(0) <= not Qreg(2);</pre>
 22 ⊟
 23
                  Qreg <= Qreg;</pre>
               END IF;
 24
 25
            END IF;
 26 ⊟
             -- STUDENT ID variable represents the last 6 digits of your student ID hence d4 is
            -- the fourth digit of your -- student ID in four bits, d5 is the fifth and so on.
 27
             --For example, for Student ID 500435429, --d4 is 0100, d5 is 0011 and so on
 28
 29
30 E CASE Qreg IS
31
            WHEN "000" => STUDENT ID <= "0000"; --d1
32
            WHEN "100" => STUDENT_ID <= "0001"; --d2
33
            WHEN "110" => STUDENT_ID <= "0001"; --d3
WHEN "111" => STUDENT_ID <= "1000"; --d4
34
35
            WHEN "011" => STUDENT_ID <= "0101"; --d5
36
37
            WHEN "001" => STUDENT ID <= "0010"; --d6
38
39
            WHEN OTHERS => STUDENT_ID <= "---";
40
            END CASE;
        END PROCESS;
41
     Q <= Qreg;
42
43
    END Behavior;
```


```
LIBRARY ieee ;
1
2
     USE ieee.std logic 1164.all;
3
4 ⊟ENTITY sseg IS
5
   PORT ( bcd : IN STD LOGIC VECTOR(3 DOWNTO 0);
6
             neg : IN STD LOGIC ;
7
           leds : OUT STD LOGIC VECTOR(0 TO 6);
8
           ledss: OUT STD LOGIC VECTOR(0 TO 6) );
9
    END sseg ;
10
11
   □ARCHITECTURE Behavior OF sseq IS
12
   ⊟BEGIN
13
   PROCESS ( bcd )
14
         BEGIN
15 ⊟
             CASE bcd IS -- abcdefg
16
                 WHEN "0000" => leds <= "11111110";
17
                 WHEN "0001" => leds <= "0110000";
18
                 WHEN "0010" => leds <= "1101101";
19
                 WHEN "0011" => leds <= "1111001";
                 WHEN "0100" => leds <= "0110011";
20
21
                 WHEN "0101" => leds <= "1011011";
22
                 WHEN "0110" => leds <= "10111111";
                 WHEN "0111" => leds <= "1110000";
23
24
                 WHEN "1000" => leds <= "11111111";
25
                 WHEN "1001" => leds <= "1110011";
26
27
                 WHEN "1010"
                                => leds <= "11101111"; --a
28
                 WHEN "1011"
                                => leds <= "00111111"; --b
                 WHEN "1100"
                                => leds <= "1001110"; --c
29
30
                 WHEN "1101"
                               => leds <= "01111101"; --d
31
                 WHEN "1110" => leds <= "11011111"; --e
                 WHEN "1111" => leds <= "1000111"; --f
32
33
34
             END CASE ;
35
         END PROCESS ;
```

```
34
              END CASE ;
35
          END PROCESS ;
36
37
    □PROCESS (neg)
38
          BEGIN
          IF (neg = '1') THEN
39
    ledss <= "0000001";
40
41
42
    ELSE
          ledss <= "00000000";
43
44
45
          END IF;
46
          END PROCESS;
47
     END Behavior ;
```

Circuit connecting Johnson Counter with 7-segment display:



Waveform of the inputs and the outputs:



References

Brown, S. D., & Vranesic, Z. G. (2009). Fundamentals of Digital Logic with VHDL Design. New York, United States: McGraw-Hill Education.