

Department of Physics


Course Number	COE 328		
Course Title	Digital Circuits		
Semester/Year	Fall 2021		
Instructor	Dr. Reza Sedaghat		
TA Name	Sajjad Rostami Sani		
Lab/Tutorial Report No.	5		
Report Title	Lab 5		
Section No.	03		
Submission Date	20-11-2021		
Due Date	29-11-2021		

Student Name	Student ID	Signature*
Ahmad El-Gohary	501011852	Ahmad El-Johary

^{*}By signing above, you attest that you have contributed to this submission and confirm that all work you have contributed to this submission is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at:

http://www.ryerson.ca/content/dam/senate/policies/pol60.pdf

Objective




[This part of page is left blank intentionally]

Procedure

- To get the assigned state machine take the last 4 digits of my student number and divide it by the number of states to get the remainder.
- The remainder is the state number

1852/13 has a remainder of 6

Assigned Finite State Machine:



The machine shows that when data in is equal to 0 the state is assigned to itself but when data in is equal to 1 it is assigned to the state to its right for example: when data in for s0 is 1 s0 is assigned to s4.

Value of s0 to s8 is assigned the value its respective student number digits according to the FSM.

student_id_digit_1	5	0101	s0
student_id_digit_2	0	0000	s4
student_id_digit_3	1	0001	s5
student_id_digit_4	0	0000	s3
student_id_digit_5	1	0001	s6
student_id_digit_6	1	0001	s2
student_id_digit_7	8	1000	s7
student_id_digit_8	5	0101	s1
student_id_digit_9	2	0010	s8

Implementing the previous information into VHDL code provided in the lab manual page 6:


```
library ieee;
 1
 2 use ieee.std logic 1164.all;
 3 ⊟entity lab5 is
   port
 4
 5 🗆 (
   clk : in std logic;
 7
     data in : in std logic;
8
    reset : in std logic;
 9
    student id : out std logic vector(3 downto 0);
     current state: out std logic vector(3 DOWNTO 0) );
10
    Lend entity;
11
    ⊟architecture fsm of lab5 is
12
    □type state type is (s0, s1, s2, s3, s4, s5, s6,
13
14
    s7, s8);
15
    signal yfsm : state_type;
16
17
   ⊟begin
18
   ⊟process (clk, reset)
19
   begin
   ⊟if reset = '1' then
20
21
   ryfsm <= s0;
22
   ⊟elsif (clk 'EVENT AND clk = '1') then
23
   ⊟case yfsm is
24
25
     when s0 =>
26
27
    ⊟if data in = '1' then
28
   ryfsm <= s4;
29
    ⊟else yfsm <= s0;
30
    end if;
31
32
     when s1 =>
33
34
    ☐if data in = '1' then
35
   ryfsm <= s8;</pre>
```

```
36
    ⊟else yfsm <= s1;
37
    end if;
38
39
     when s2 =>
40
    ⊟if data in = '1' then
41
42
    ryfsm <= s7;
    ⊟else yfsm <= s2;
43
44
    end if;
45
46
     when s3 =>
47
    ⊟if data in = '1' then
48
   yfsm <= s6;
49
50
    ⊟else yfsm <= s3;
51
    end if;
52
    when s4 =>
53
54
    ⊟if data in = '1' then
55
   ryfsm <= s5;</pre>
56
57
    ⊟else yfsm <= s4;
58
    end if;
59
60
    when s5 =>
61
62
    ⊟if data in = '1' then
    yfsm <= s3;
    ⊟else yfsm <= s5;
64
    end if;
65
66
67
    when s6 =>
68
    ⊟if data in = '1' then
69
    ryfsm <= s2;</pre>
70
```

```
71
     ⊟else yfsm <= s6;
72
      end if;
73
74
      when s7 \Rightarrow
75
76 ⊟if data in = '1' then
77
     ryfsm <= s1;</pre>
78
     ⊟else yfsm <= s7;
79
     end if;
 80
 81
      when s8 =>
 82
 83
    ☐if data in = '1' then
 84
     ryfsm <= s0;</pre>
 85
     ⊟else yfsm <= s8;
 86
     end if;
 87
 88
     end case;
 89
     end if;
 90
     end process;
 91
     □process(yfsm, data in)
 92
     begin
 93
     ⊟case yfsm is
 94
     when s0=>
 95
     student id <="0101";
 96
      current state <= "0000";
 97
      when s4 \Rightarrow
      student id <="0000";
98
99
      current state <= "0100";
100
      when s5 \Rightarrow
      student id <="0001";
101
102
      current state <= "0101";
103
      when s3 =>
104
      student id <="0000";
      current state <= "0011";
105
```


```
105
      current state <= "0011";
106
      when s6 =>
107
      student id <="0001";
108
      current state <= "0110";
      when s2 \Rightarrow
109
110
      student id <="0001";
111
      current state <= "0010";
112
      when s7 =>
113
      student id <="1000";
114
      current state <= "0111";
115
      when s1 =>
      student id <="0101";
116
117
      current state <= "0001";
118
      when s8 \Rightarrow
119
      student id <="0010";
     current state <= "1000";
120
121
      end case;
     Lend process;
122
      end architecture;
123
```

Converting the previous VHDL code into a block diagram:




```
LIBRARY ieee ;
     USE ieee.std logic 1164.all;
 3
   □ENTITY seg7 IS
 5 ☐ PORT ( bcd : IN STD LOGIC VECTOR(3 DOWNTO 0) ;
             neg : IN STD LOGIC ;
 6
 7
           leds : OUT STD LOGIC VECTOR(0 TO 6);
 8
           ledss: OUT STD LOGIC VECTOR(0 TO 6) );
 9
10
    ⊟ARCHITECTURE Behavior OF seg7 IS
11
12 ⊟BEGIN
13 ⊟
        PROCESS ( bcd )
14
         BEGIN
15 ⊟
            CASE bcd IS -- abcdefg
                 WHEN "0000" => leds <= "11111110";
16
17
                 WHEN "0001" => leds <= "0110000";
                 WHEN "0010" => leds <= "1101101";
18
19
                 WHEN "0011" => leds <= "1111001";
20
                 WHEN "0100" => leds <= "0110011";
                WHEN "0101" => leds <= "1011011";
21
                 WHEN "0110" => leds <= "10111111";
22
23
                WHEN "0111" => leds <= "1110000";
                WHEN "1000" => leds <= "11111111";
24
                WHEN "1001" => leds <= "1110011";
25
26
27
                               => leds <= "1110111"; --a
                 WHEN "1010"
28
                 WHEN "1011" => leds <= "00111111"; --b
                 WHEN "1100" => leds <= "1001110"; --c
29
                 WHEN "1101" => leds <= "0111101"; --d
WHEN "1110" => leds <= "1101111"; --e
30
31
                 WHEN "1111" => leds <= "1000111"; --f
32
33
34
             END CASE ;
35
         END PROCESS ;
36
37 EPROCESS (neg)
38
       BEGIN
39 ⊟
       IF (neg = '1') THEN
        ledss <= "0000001";
40
41
42 ⊟
        ELSE
43
        ledss <= "00000000";
44
45
         END IF;
46
         END PROCESS;
47
     END Behavior ;
```


Converting the previous VHDL code into a block diagram:



Connecting the 7-segment display with the FSM in a circuit:



Waveform for the sequential circuit:



References

Brown, S. D., & Vranesic, Z. G. (2009). Fundamentals of Digital Logic with VHDL Design. New York, United States: McGraw-Hill Education.