Email

Ahmad Rezaei

+98 921-712-5909

Website Linkedin Research Gate

RESEARCH INTERESTS

Cross-layer acceleration, Machine Learning, Computer Architecture, Bioinformatics

EDUCATION

Master of Science | Research in Computer and Systems Engineering Sep 2020 – present Technische Universität Ilmenau Ilmenau, Deutschland Bachelor of Science | Major: Electrical Engineering, Minor: Electronics Sep. 2014 – Sep 2019

Shahid Bahonar University Score: 15,14/20

Dissertation: Developing Dynamic Bayesian networks for SET analysis in digital circuits

Supervisor: Prof. Ali Mahani

National Organization for Development of Exceptional Talents (NODET Special School)

Sep. 2008 - May 2014

Sirjan, Iran

Kerman, Iran

PUBLICATIONS

Rezaei, A., & Mahani, A. (2021). Noise-based logic locking scheme against signal probability skew analysis. IET Computers & Digital Techniques.

Journal Paper DOI: 10.1049/cdt2.12022

Secondary school and High-school

ACADEMIC EXPERIENCE

Researcher January 2019 – present **SBUK**

Reliable and Smart System Laboratory

Conducting research on secure digital circuits, and hardware design and implementation of machine learning

models.

Laboratory Assistant Digital System Design II lab. September 2019 – January 2021 **SBUK**

Instructing students on design, synthesis, and implementation of MIPS processors.

• Semesters: September 2019 – January 2020 and September 2020 – January 2021

Test and Testable Design Course

Teacher Assistant

September 2019 – January 2020

SBUK

Atalanta software workshop

RESEARCH & ACADEMIC PROJECTS

Cross-layer acceleration of Mauler ML network on Kintex-7 FPGA device | C++, HLS

Ongoing

Reliable and Smart Systems Lab.

Basecaller's Accuracy Enhancement using attention based LSTM network | Tensorflow 2 Reliable and Smart Systems Lab.

Ongoing

Design and implementation of Piplined MIPS processor on Spartan-6 FPGA device Verilog, Assembly Computer Architecture Course, Digital System II lab.

Test pattern generation using Synopsys TetraMAX software

April 2019

Test and Testable Design course

Reliability analysis of extra-stage butterfly network | SHARPE

September 2019

Fault Diagnosis and Tolerance course

Designing hardware for tanh/sinh activation function based on CORDIC algorithm

May 2018

Digital System Design(FPGA, ASIC) course

HONORS AND AWARDS

VLSI CAD Part I: Logic

June 2021

Certificate of successful completion; overal grade achieved: 81.03%

Course offered by Professor Rob Rutenbar at Coursera

C++ programming course

April 2020

Certificate of successful completion in Beginning C++ Programming-From Beginner to Beyond

course by Frank J. Mitropoulos

Xilinx Vivado HLS course

February 2020

Certificate of successful completion in FPGA Design with High Level Synthesis Tool(Vivado HLS)

course by Digitronix Nepal

Top 7 qualified for the second stage of Synopsys Olympiad

September 2018

13Th Synopsys Microelectronic annual Olympiad in Iran

Tuition Waiver September 2014

Among top 5% of participants, Recieved full scholarship from SBUK

SKILLS

Languages: English (IELTS 7.5 score), German (C1 - to be taken soon), Persian (Native)

Programming: Python(Tensorflow 1&2, NumPy, Scikit, Matplotlib, Pandas), C++/C, Verilog/VHDL, MATLAB, Assembly

Digital Design: Xilinx Vivado Design Suite and HLS, Design Compiler, Cadencee SoC Encounter, Modelsim, ChipScope, Espresso Logic Minimizer, H-Spice, P-Spice

Test and Verification: Synopsys TetraMAX, ATALANTA

Microprocessors and Microcontrollers: IAR Embedded Workbench, Codevision, Atmel Studio, Arduino

REFERENCES

Prof. Ali Mahani

PHD, Associate professor Head of EE Department

Department of Electrical engineering

Shahid Bahonar university of Kerman

Kerman, Iran

http://academicstaff.uk.ac.ir/en/amahani

a +98 34 31322518

⊠ Amahani@uk.ac.ir

⊠ mahani.akh@gmail.com

Prof. Hossein Nezamabadipour

Professor of Elec. Eng.

Department of Electrical Engineering Shahid Bahonar university of Ker-

man

Kerman, Iran

http://academicstaff.uk.ac.ir/en/nezam

a +98 34 31322510

⊠ nezam@uk.ac.ir

⊠ nezam_h@yahoo.com