



AHMAD REZAEI

+98 921-712-5909

[Email](#)

[Website](#)

[Linkedin](#)

[Research Gate](#)

RESEARCH INTERESTS

Cross-layer acceleration, Machine Learning, Computer Architecture, Bioinformatics

EDUCATION

Bachelor of Science <i>Major: Electrical Engineering, Minor: Electronics</i> Shahid Bahonar University Score: 15,14/20 Dissertation: Developing Dynamic Bayesian networks for SET analysis in digital circuits Supervisor: Prof. Ali Mahani	Sep. 2014 – Sep 2019 Kerman, Iran
Secondary school and High-school National Organization for Development of Exceptional Talents (NODET Special School)	Sep. 2008 – May 2014 Sirjan, Iran

PUBLICATIONS

Rezaei, A., & Mahani, A. (2021). Noise-based logic locking scheme against signal probability skew analysis. IET Computers & Digital Techniques.
Journal Paper DOI: 10.1049/cdt2.12022

ACADEMIC EXPERIENCE

Researcher Reliable and Smart System Laboratory • Conducting research on secure digital circuits, and hardware design and implementation of machine learning models.	January 2019 – present SBUK
Laboratory Assistant Digital System Design II lab. • Instructing students on design, synthesis, and implementation of MIPS processors. • Semesters: September 2019 – January 2020 and September 2020 – January 2021	September 2019 – January 2021 SBUK
Teacher Assistant Test and Testable Design Course • Atalanta software workshop	September 2019 – January 2020 SBUK

RESEARCH & ACADEMIC PROJECTS

Cross-layer acceleration of Mauler ML network on Kintex-7 FPGA device <i>C++, HLS</i> Reliable and Smart Systems Lab.	Ongoing
Basecaller's Accuracy Enhancement using attention based LSTM network <i>Tensorflow 2</i> Reliable and Smart Systems Lab.	Ongoing
Design and implementation of Piplined MIPS processor on Spartan-6 FPGA device <i>Verilog, Assembly</i> Computer Architecture Course, Digital System II lab.	
Test pattern generation using Synopsys TetraMAX software Test and Testable Design course	April 2019
Reliability analysis of extra-stage butterfly network <i>SHARPE</i> Fault Diagnosis and Tolerance course	September 2019
Designing hardware for tanh/sinh activation function based on CORDIC algorithm Digital System Design(FPGA, ASIC) course	May 2018

HONORS AND AWARDS

C++ programming course

April 2020

Certificate of successful completion in Beginning C++ Programming-From Beginner to Beyond course by Frank J. Mitropoulos

Xilinx Vivado HLS course

February 2020

Certificate of successful completion in FPGA Design with High Level Synthesis Tool(Vivado HLS) course by Digitronix Nepal

Top 7 qualified for the second stage of Synopsys Olympiad

September 2018

13Th Synopsys Microelectronic annual Olympiad in Iran

Tuition Waiver

September 2014

Among top 5% of participants, Recieved full scholarship from SBUK

SKILLS

Languages: English (IELTS 7.5 score), German (C1 - to be taken soon), Persian (Native)

Programming: Python(Tensorflow 1&2, NumPy, Scikit, Matplotlib, Pandas), C++/C, Verilog/VHDL, MATLAB, Assembly

Digital Design: Xilinx Vivado Design Suite and HLS, Design Compiler, Cadence SoC Encounter, Modelsim, ChipScope, Espresso Logic Minimizer, H-Spice, P-Spice

Test and Verification: Synopsys TetraMAX, ATALANTA

Microprocessors and Microcontrollers: IAR Embedded Workbench, Codevision, Atmel Studio, Arduino

REFERENCES

Prof. Ali Mahani
PHD, Associate professor
Head of EE Department
Department of Electrical engineering
Shahid Bahonar university of Kerman
Kerman, Iran
<http://academicstaff.uk.ac.ir/en/amahani>
☎ +98 34 31322518
✉ Amahani@uk.ac.ir
✉ mahani.akh@gmail.com

Prof. Hossein Nezamabadipour
Professor of Elec. Eng.
Department of Electrical Engineering
Shahid Bahonar university of Kerman
Kerman, Iran
<http://academicstaff.uk.ac.ir/en/nezam>
☎ +98 34 31322510
✉ nezam@uk.ac.ir
✉ nezam.h@yahoo.com